


HIGH PERFORMANCE SINGLE CHIP 8-BIT MICROCOMPUTERS

DESCRIPTION The NEC μ PD8049 and μ PD8039L are single chip 8-bit microcomputers. The processors differ only in their internal program memory options: the μ PD8049 has 2K x 8 bytes of mask ROM and the μ PD8039L has external program memory. Both of these devices feature new, high performance 11 MHz operation.

- FEATURES**
- High Performance 11 MHz Operation
 - Fully Compatible with Industry Standard 8049/8039
 - Pin Compatible with the μ PD8048/8748/8035
 - NMOS Silicon Gate Technology Requiring a Single +5V \pm 10% Supply
 - 1.36 μ s Cycle Time. All Instructions 1 or 2 Bytes
 - Programmable Interval Timer/Event Counter
 - 2K x 8 Bytes of ROM, 128 x 8 Bytes of RAM
 - Single Level Interrupt
 - 96 Instructions: 70 Percent Single Byte
 - 27 I/O Lines
 - Internal Clock Generator
 - Expandable with 8080A/8085A Peripherals
 - Available in Both Ceramic and Plastic 40-Pin Packages

PIN CONFIGURATION



μ PD8049/8039L

The NEC μPD8049 and μPD8039L are high performance, single component, 8-bit parallel microcomputers using N-channel silicon gate MOS technology. The μPD8049 and μPD8039L function efficiently in control as well as arithmetic applications. The powerful instruction set eases bit handling applications and provides facilities for binary and BCD arithmetic. Standard logic functions implementation is facilitated by the large variety of branch and table look-up instructions.

The μPD8049 and μPD8039L instruction set is comprised of 1 and 2 byte instructions with over 70 percent single-byte. The instruction set requires only 1 or 2 cycles per instruction with over 50 percent single-cycle.


The μPD8049 and μPD8039L microprocessors will function as stand-alone microcomputers. Their functions can easily be expanded using standard 8080A/8085A peripherals and memories.

The μPD8049 contains the following functions usually found in external peripheral devices: 2048 x 8 bits of mask ROM program memory; 128 x 8 bits of RAM data memory; 27 I/O lines; an 8-bit interval timer/event counter; and oscillator and clock circuitry.

The μPD8039L is intended for applications using external program memory only. It contains all the features of the μPD8049 except the 2048 x 8-bit internal ROM. The external program memory can be implemented using standard 8080A/8085A memory products.

FUNCTIONAL DESCRIPTION

BLOCK DIAGRAM



PIN IDENTIFICATION

PIN		FUNCTION
NO.	SYMBOL	
1	T ₀	Testable input using conditional transfer functions JT0 and JNT0. The internal State Clock (CLK) is available to T ₀ using the ENTO CLK instruction. T ₀ can also be used during programming as a testable flag.
2	XTAL 1	One side of the crystal, LC, or external frequency source. (Non-TTL compatible V _{IH} .)
3	XTAL 2	The other side of the crystal or LC frequency source. For external sources, XTAL 2 must be driven with the logical complement of the XTAL 1 input.
4	$\overline{\text{RESET}}$	Active low input from processor initialization. $\overline{\text{RESET}}$ is also used for PROM programming verification and power-down (non-TTL compatible V _{IH}).
5	$\overline{\text{SS}}$	Single Step input (active-low). $\overline{\text{SS}}$ together with ALE allows the processor to "single-step" through each instruction in program memory.
6	$\overline{\text{INT}}$	Interrupt input (active-low). $\overline{\text{INT}}$ will start an interrupt if an enable interrupt instruction has been executed. A reset will disable the interrupt. $\overline{\text{INT}}$ can be tested by issuing a conditional jump instruction.
7	EA	External Access input (active-high). A logic "1" at this input commands the processor to perform all program memory fetches from external memory.
8	$\overline{\text{RD}}$	READ strobe outputs (active-low). $\overline{\text{RD}}$ will pulse low when the processor performs a BUS READ. $\overline{\text{RD}}$ will also enable data onto the processor BUS from a peripheral device and function as a READ STROBE for external DATA MEMORY.
9	$\overline{\text{PSEN}}$	Program Store Enable output (active-low). $\overline{\text{PSEN}}$ becomes active only during an external memory fetch.
10	$\overline{\text{WR}}$	WRITE strobe output (active-low). $\overline{\text{WR}}$ will pulse low when the processor performs a BUS WRITE. $\overline{\text{WR}}$ can also function as a WRITE STROBE for external DATA MEMORY.
11	ALE	Address Latch Enable output (active-high). Occurring once each cycle, the falling edge of ALE latches the address for external memory or peripherals. ALE can also be used as a clock output.
12-19	D ₀ -D ₇ BUS	8-bit, bidirectional port. Synchronous reads and writes can be performed on this port using RD and WR strobes. The contents of the D ₀ -D ₇ BUS can be latched in a static mode. During an external memory fetch, the D ₀ -D ₇ BUS holds the least significant bits of the program counter. $\overline{\text{PSEN}}$ controls the incoming addressed instruction. Also, for an external RAM data store instruction the D ₀ -D ₇ BUS, controlled by ALE, $\overline{\text{RD}}$ and $\overline{\text{WR}}$, contains address and data information.
20	V _{SS}	Processor's GROUND potential.
21-24, 35-38	P ₂₀ -P ₂₇ : PORT 2	Port 2 is the second of two 8-bit quasi-bidirectional ports. For external data memory fetches, the four most significant bits of the program counter are contained in P ₂₀ -P ₂₃ . Bits P ₂₀ -P ₂₃ are also used as a 4-bit I/O bus for the μPD8243, INPUT/OUTPUT EXPANDER.
25	PROG	PROG is used as an output strobe for μPD8243's during I/O expansion. When the μPD8049 is used in a stand-alone mode the PROG pin can be allowed to float.
26	V _{DD}	V _{DD} is used to provide +5V to the 128 x 8 bit RAM section. During normal operation V _{CC} must also be +5V to provide power to the other functions in the device. During stand-by operation V _{DD} must remain at +5V while V _{CC} is at ground potential.
27-34	P ₁₀ -P ₁₇ : PORT 1	Port 1 is one of two 8-bit quasi-bidirectional ports.
39	T ₁	Testable input using conditional transfer functions JT1 and JNT1. T ₁ can be made the counter/timer input using the STRT CNT instruction.
40	V _{CC}	Primary Power supply. V _{CC} is +5V during normal operation.

μ PD8049/8039L

Operating Temperature 0°C to +70°C
 Storage Temperature (Ceramic Package) -65°C to +150°C
 Storage Temperature (Plastic Package) -65°C to +125°C
 Voltage on Any Pin - 0.5 to +7 Volts ①
 Power Dissipation 1.5 W

ABSOLUTE MAXIMUM RATINGS*

Note: ① With respect to ground.


COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25°C

T_a = 0°C to +70°C; V_{CC} = V_{DD} = +5V ± 10%; V_{SS} = 0V

DC CHARACTERISTICS

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Input Low Voltage (All Except XTAL 1, XTAL 2)	V _{IL}	-0.5		0.8	V	
Input High Voltage (All Except XTAL 1, XTAL 2, RESET)	V _{IH}	2.0		V _{CC}	V	
Input High Voltage (RESET, XTAL 1, XTAL 2)	V _{IH1}	3.8		V _{CC}	V	
Output Low Voltage (BUS, \overline{RD} , \overline{WR} , \overline{PSEN} , ALE)	V _{OL}			0.45	V	I _{OL} = 2.0 mA
Output Low Voltage (All Other Outputs Except PROG)	V _{OL1}			0.45	V	I _{OL} = 1.6 mA
Output Low Voltage (PROG)	V _{OL2}			0.45	V	I _{OL} = 1.0 mA
Output High Voltage (BUS, \overline{RD} , \overline{WR} , \overline{PSEN} , ALE)	V _{OH}	2.4			V	I _{OH} = -100 μA
Output High Voltage (All Other Outputs)	V _{OH1}	2.4			V	I _{OH} = -50 μA
Input Leakage Current (T ₁ , EA, INT)	I _{IL}			±10	μA	V _{SS} ≤ V _{IN} ≤ V _{CC}
Output Leakage Current (BUS, T ₀ - High Impedance State)	I _{OL}			±10	μA	V _{CC} ≥ V _{IN} ≥ V _{SS} + 0.45V
Power Down Supply Current	I _{DD}		25	50	mA	T _a = 25°C
Total Supply Current	I _{DD} + I _{CC}		100	170	mA	T _a = 25°C



LOGIC SYMBOL

AC CHARACTERISTICS

READ, WRITE AND INSTRUCTION FETCH – EXTERNAL DATA AND PROGRAM MEMORY

$T_a = 0^\circ\text{C to } +70^\circ\text{C}; V_{CC} = V_{DD} = +5V \pm 10\%; V_{SS} = 0V$

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
ALE Pulse Width	t_{LL}	150			ns	
Address Setup before ALE	t_{AL}	70			ns	
Address Hold from ALE	t_{LA}	50			ns	
Control Pulse Width (PSEN, RD, WR)	t_{CC}	300			ns	
Data Setup before WR	t_{PW}	250			ns	
Data Hold after WR	t_{WD}	40			ns	$C_L = 20\text{ pF}$ ③
Cycle Time	t_{CY}	1.36		15.0	μs	
Data Hold	t_{DR}	0		100	ns	
PSEN, RD to Data In	t_{RD}			200	ns	
Address Setup before WR	t_{AW}	200			ns	
Address Setup before Data In	t_{AD}			400	ns	
Address Float to RD, PSEN	t_{AFC}	-40			ns	

Notes: ① For Control Outputs: $C_L = 80\text{ pF}$

② For Bus Outputs: $C_L = 150\text{ pF}$


③ $t_{CY} = 1.36\text{ μs}$

PORT 2 TIMING

$T_a = 0^\circ\text{C to } +70^\circ\text{C}; V_{CC} = +5V \pm 10\%; V_{SS} = 0V$


PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Port Control Setup before Falling Edge of PROG	t_{CP}	100			ns	
Port Control Hold after Falling Edge of PROG	t_{PC}	60			ns	
PROG to Time P2 Input must be Valid	t_{PR}			650	ns	
Output Data Setup Time	t_{DP}	200			ns	
Output Data Hold Time	t_{PD}	20			ns	
Input Data Setup Time	t_{PF}	0		150	ns	
PROG Pulse Width	t_{PP}	700			ns	
Port 2 I/O Data Setup	t_{PL}	150			ns	
Port 2 I/O Data Hold	t_{LP}	20			ns	

TIMING WAVEFORMS




INSTRUCTION FETCH FROM EXTERNAL MEMORY


**TIMING WAVEFORMS
(CONT.)**



READ FROM EXTERNAL DATA MEMORY



WRITE TO EXTERNAL MEMORY



PORT 2 TIMING

MNEMONIC	FUNCTION	DESCRIPTION	INSTRUCTION CODE								CYCLES	BYTES	FLAGS			
			D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀			C	AC	F ₀	F ₁
ACCUMULATOR																
ADD A, = data	(A) ← (A) + data	Add Immediate the specified Data to the Accumulator.	0	0	0	0	0	0	1	1	2	2	•			
ADD A, R _r	(A) ← (A) + (R _r) for r = 0 - 7	Add contents of designated register to the Accumulator.	d ₇	d ₆	d ₅	d ₄	d ₃	d ₂	d ₁	d ₀	1	1	•			
ADD A, @ R _r	(A) ← (A) + ((R _r)) for r = 0 - 1	Add Indirect the contents the data memory location to the Accumulator.	0	1	1	0	0	0	0	r	1	1	•			
ADDC A, = data	(A) ← (A) + (C) + data	Add Immediate with carry the specified data to the Accumulator.	0	0	0	1	0	0	1	1	2	2	•			
ADDC A, R _r	(A) ← (A) + (C) + (R _r) for r = 0 - 7	Add with carry the contents of the designated register to the Accumulator.	d ₇	d ₆	d ₅	d ₄	d ₃	d ₂	d ₁	d ₀	1	1	•			
ADDC A, @ R _r	(A) ← (A) + (C) + ((R _r)) for r = 0 - 1	Add Indirect with carry the contents of data memory location to the Accumulator.	0	1	1	1	0	0	0	r	1	1	•			
ANL A, = data	(A) ← (A) AND data	Logical and specified Immediate Data with Accumulator.	0	1	0	1	0	0	1	1	2	2				
ANL A, R _r	(A) ← (A) AND (R _r) for r = 0 - 7	Logical and contents of designated register with Accumulator.	d ₇	d ₆	d ₅	d ₄	d ₃	d ₂	d ₁	d ₀	1	1				
ANL A, @ R _r	(A) ← (A) AND ((R _r)) for r = 0 - 1	Logical and Indirect the contents of data memory with Accumulator.	0	1	0	1	0	0	0	r	1	1				
CPL A	(A) ← NOT (A)	Complement the contents of the Accumulator.	0	0	1	1	0	1	1	1	1	1				
CLR A	(A) ← 0	CLEAR the contents of the Accumulator.	0	0	1	0	0	1	1	1	1	1				
DA A		DECIMAL ADJUST the contents of the Accumulator.	0	1	0	1	0	1	1	1	1	1				
DEC A	(A) ← (A) - 1	DECREMENT by 1 the accumulator's contents.	0	0	0	0	0	1	1	1	1	1				
INC A	(A) ← (A) + 1	Increment by 1 the accumulator's contents.	0	0	0	1	0	1	1	1	1	1				
ORL A, = data	(A) ← (A) OR data	Logical OR specified immediate data with Accumulator.	0	1	0	0	0	0	1	1	2	2				
ORL A, R _r	(A) ← (A) OR (R _r) for r = 0 - 7	Logical OR contents of designated register with Accumulator.	d ₇	d ₆	d ₅	d ₄	d ₃	d ₂	d ₁	d ₀	1	1				
ORL A, @ R _r	(A) ← (A) OR ((R _r)) for r = 0 - 1	Logical OR Indirect the contents of data memory location with Accumulator.	0	1	0	0	0	0	0	r	1	1				
RL A	(AN + 1) ← (AN) (A ₀) ← (A ₇) for N = 0 - 6	Rotate Accumulator left by 1-bit without carry.	1	1	1	0	0	1	1	1	1	1				
RLC A	(AN + 1) ← (AN); N = 0 - 6 (A ₀) ← (C) (C) ← (A ₇)	Rotate Accumulator left by 1-bit through carry.	1	1	1	1	0	1	1	1	1	1				
RR A	(AN) ← (AN + 1); N = 0 - 6 (A ₇) ← (A ₀)	Rotate Accumulator right by 1-bit without carry.	0	1	1	1	0	1	1	1	1	1				
RRC A	(AN) ← (AN + 1); N = 0 - 6 (A ₇) ← (C) (C) ← (A ₀)	Rotate Accumulator right by 1-bit through carry.	0	1	1	0	0	1	1	1	1	1				
SWAP A	(A ₄₋₇) ↔ (A ₀₋₃)	Swap the 2.4-bit nibbles in the Accumulator.	0	1	0	0	0	1	1	1	1	1				
XRL A, = data	(A) ← (A) XOR data	Logical XOR specified immediate data with Accumulator.	1	1	0	1	0	0	1	1	2	2				
XRL A, R _r	(A) ← (A) XOR (R _r) for r = 0 - 7	Logical XOR contents of designated register with Accumulator.	d ₇	d ₆	d ₅	d ₄	d ₃	d ₂	d ₁	d ₀	1	1				
XRL A, @ R _r	(A) ← (A) XOR ((R _r)) for r = 0 - 1	Logical XOR Indirect the contents of data memory location with Accumulator.	1	1	0	1	0	0	0	r	1	1				
BRANCH																
DJNZ R _r , addr	((R _r) ← (R _r) - 1; r = 0 - 7 If (R _r) ≠ 0, (PC ← 7) ← addr	Decrement the specified register and test contents.	1	1	1	0	1	r	r	r	2	2				
JBb addr	(PC ← 7) ← addr if B _b = 1 (PC) ← (PC) + 2 if B _b = 0	Jump to specified address if Accumulator bit is set.	b ₂	b ₁	b ₀	1	0	0	1	0	2	2				
JC addr	(PC ← 7) ← addr if C = 1 (PC) ← (PC) + 2 if C = 0	Jump to specified address if carry flag is set.	a ₇	a ₆	a ₅	a ₄	a ₃	a ₂	a ₁	a ₀	2	2				
JFO addr	(PC ← 7) ← addr if F ₀ = 1 (PC) ← (PC) + 2 if F ₀ = 0	Jump to specified address if Flag F ₀ is set.	1	0	1	1	0	1	1	0	2	2				
JF1 addr	(PC ← 7) ← addr if F ₁ = 1 (PC) ← (PC) + 2 if F ₁ = 0	Jump to specified address if Flag F ₁ is set.	a ₇	a ₆	a ₅	a ₄	a ₃	a ₂	a ₁	a ₀	2	2				
JMP addr	(PC ← 10) ← addr 8 - 10 (PC ← 7) ← addr 0 - 7 (PC 11) ← DBF	Direct Jump to specified address within the 2K address block.	a ₁₀	a ₉	a ₈	0	0	1	0	0	2	2				
JMPP @ A	(PC ← 7) ← ((A))	Jump indirect to specified address with address page	1	0	1	1	0	0	1	1	2	1				
JNC addr	(PC ← 7) ← addr if C = 0 (PC) ← (PC) + 2 if C = 1	Jump to specified address if carry flag is low	1	1	1	0	0	1	1	0	2	2				
JNI addr	(PC ← 7) ← addr if I = 0 (PC) ← (PC) + 2 if I = 1	Jump to specified address if interrupt is low	1	0	0	0	1	1	1	0	2	2				

			INSTRUCTION CODE										FLAGS			
MNEMONIC	FUNCTION	DESCRIPTION	D7	D6	D5	D4	D3	D2	D1	D0	CYCLES	BYTES	C	AC	F0	F1
BRANCH (CONT.)																
JNT0 addr	(PC 0 - 7) - addr if T0 = 0 (PC) - (PC) + 2 if T0 = 1	Jump to specified address if Test 0 is low.	0	0	1	0	0	1	1	0	2	2				
JNT1 addr	(PC 0 - 7) - addr if T1 = 0 (PC) - (PC) + 2 if T1 = 1	Jump to specified address if Test 1 is low.	0	1	0	0	0	1	1	0	2	2				
JNZ addr	(PC 0 - 7) - addr if A = 0 (PC) - (PC) + 2 if A = 1	Jump to specified address if accumulator is non-zero.	1	0	0	1	0	1	1	0	2	2				
JTF addr	(PC 0 - 7) - addr if TF = 1 (PC) - (PC) + 2 if TF = 0	Jump to specified address if Timer Flag is set to 1.	0	0	0	1	0	1	1	0	2	2				
JT0 addr	(PC 0 - 7) - addr if T0 = 1 (PC) - (PC) + 2 if T0 = 0	Jump to specified address if Test 0 is a 1.	0	0	1	1	0	1	1	0	2	2				
JT1 addr	(PC 0 - 7) - addr if T1 = 1 (PC) - (PC) + 2 if T1 = 0	Jump to specified address if Test 1 is a 1.	0	1	0	1	0	1	1	0	2	2				
JZ addr	(PC 0 - 7) - addr if A = 0 (PC) - (PC) + 2 if A = 1	Jump to specified address if Accumulator is 0.	1	1	0	0	0	1	1	0	2	2				
CONTROL																
EN I		Enable the External Interrupt input.	0	0	0	0	0	1	0	1	1	1				
DIS I		Disable the External Interrupt input.	0	0	0	1	0	1	0	1	1	1				
ENT0 CLK		Enable the Clock Output pin T0.	0	1	1	1	0	1	0	1	1	1				
SEL MB0	(DBF) - 0	Select Bank 0 (locations 0 - 2047) of Program Memory.	1	1	1	0	0	1	0	1	1	1				
SEL MB1	(DBF) - 1	Select Bank 1 (locations 2048 - 4095) of Program Memory.	1	1	1	1	0	1	0	1	1	1				
SEL RB0	(BS) - 0	Select Bank 0 (locations 0 - 7) of Data Memory.	1	1	0	0	0	1	0	1	1	1				
SEL RB1	(BS) - 1	Select Bank 1 (locations 24 - 31) of Data Memory.	1	1	0	1	0	1	0	1	1	1				
DATA MOVES																
MOV A, # data	(A) ← # data	Move Immediate the specified data into the Accumulator.	0	0	1	0	0	0	1	1	2	2				
MOV A, Rr	(A) ← (Rr); r = 0 - 7	Move the contents of the designated registers into the Accumulator.	1	1	1	1	1	r	r	r	1	1				
MOV A, @ Rr	(A) ← ((Rr)); r = 0 - 1	Move Indirect the contents of data memory location into the Accumulator.	1	1	1	1	0	0	0	r	1	1				
MOV A, PSW	(A) ← (PSW)	Move contents of the Program Status Word into the Accumulator.	1	1	0	0	0	1	1	1	1	1				
MOV Rr, # data	(Rr) ← # data; r = 0 - 7	Move Immediate the specified data into the designated register.	1	0	1	1	1	r	r	r	2	2				
MOV Rr, A	(Rr) ← (A); r = 0 - 7	Move Accumulator Contents into the designated register.	1	0	1	0	1	r	r	r	1	1				
MOV @ Rr, A	((Rr)) ← (A); r = 0 - 1	Move Indirect Accumulator Contents into data memory location.	1	0	1	0	0	0	0	r	1	1				
MOV @ Rr, # data	((Rr)) ← # data; r = 0 - 1	Move Immediate the specified data into data memory.	1	0	1	1	0	0	0	r	2	2				
MOV PSW, A	(PSW) ← (A)	Move contents of Accumulator into the program status word.	1	1	0	1	0	3	1	1	1	1				
MOVP A, @ A	(PC 0 - 7) - (A) (A) ← ((PC))	Move data in the current page into the Accumulator.	1	0	1	0	0	0	1	1	2	1				
MOV P3 A, @ A	(PC 0 - 7) - (A) (PC 8 - 10) - 011 (A) ← ((PC))	Move Program data in Page 3 into the Accumulator.	1	1	1	0	0	0	1	1	2	1				
MOVX A, @ R	(A) ← ((Rr)); r = 0 - 1	Move Indirect the contents of external data memory into the Accumulator.	1	0	0	0	0	0	0	0	2	1				
MOVX @ R, A	((Rr)) ← (A); r = 0 - 1	Move Indirect the contents of the Accumulator into external data memory.	1	0	0	1	0	0	0	0	2	1				
XCH A, Rr	(A) ↔ (Rr); r = 0 - 7	Exchange the Accumulator and designated register's contents.	0	0	1	0	1	r	r	r	1	1				
XCH A, @ Rr	(A) ↔ ((Rr)); r = 0 - 1	Exchange Indirect contents of Accumulator and location in data memory.	0	0	1	0	0	0	0	0	1	1				
XCHD A, @ Rr	(A 0 - 3) ↔ ((Rr) 0 - 3); r = 0 - 1	Exchange Indirect 4-bit contents of Accumulator and data memory.	0	0	1	1	0	0	0	0	1	1				
FLAGS																
CPL C	(C) ← NOT (C)	Complement Content of carry bit.	1	0	1	0	0	1	1	1	1	1				
CPL F0	(F0) ← NOT (F0)	Complement Content of Flag F0.	1	0	0	1	0	1	0	1	1	1				
CPL F1	(F1) ← NOT (F1)	Complement Content of Flag F1	1	0	1	1	0	1	0	1	1	1				
CLR C	(C) ← 0	Clear content of carry bit to 0.	1	0	0	1	0	1	1	1	1	1				
CLR F0	(F0) ← 0	Clear content of Flag 0 to 0.	1	0	0	0	0	1	0	1	1	1				
CLR F1	(F1) ← 0	Clear content of Flag 1 to 0.	1	0	1	0	0	1	0	1	1	1				

MNEMONIC	FUNCTION	DESCRIPTION	INSTRUCTION CODE								CYCLES	BYTES	FLAGS			
			D7	D6	D5	D4	D3	D2	D1	D0			C	AC	F0	F1
INPUT/OUTPUT																
ANL BUS, = data	(BUS) · (BUS) AND data	Logical and Immediate-specified data with contents of BUS.	1	0	0	1	1	0	0	0	2	2				
ANL Pp, = data	(Pp) · (Pp) AND data p = 1 2	Logical and Immediate specified data with designated port (1 or 2)	d7	d6	d5	d4	d3	d2	d1	d0	2	2				
ANLD Pp, A	(Pp) · (Pp) AND (A 0 3) p = 4 7	Logical and contents of Accumulator with designated port (4 7).	1	0	0	0	1	1	1	p	2	1				
IN A, Pp	(A) · (Pp), p = 1 2	Input data from designated port (1 2) into Accumulator.	0	0	0	0	1	0	p	p	2	1				
INS A, BUS	(A) · (BUS)	Input strobed BUS data into Accumulator.	0	0	0	0	1	0	0	0	2	1				
MOVD A, Pp	(A 0 3) ← (Pp); p = 4 7 (A 4 7) ← 0	Move contents of designated port (4 7) into Accumulator.	0	0	0	0	1	1	p	p	2	1				
MOVD Pp, A	(Pp) ← A 0 3, p = 4 7	Move contents of Accumulator to designated port (4 7).	0	0	1	1	1	1	p	p	1	1				
ORL BUS, = data	(BUS) ∨ (BUS) OR data	Logical or Immediate specified data with contents of BUS.	1	0	0	0	1	0	0	0	2	2				
ORLD Pp, A	(Pp) ∨ (Pp) OR (A 0 3) p = 4 7	Logical or contents of Accumulator with designated port (4 7).	1	0	0	0	1	1	p	p	2	1				
ORL Pp, = data	(Pp) · (Pp) OR data p = 1 2	Logical or Immediate specified data with designated port (1 2)	1	0	0	0	1	0	p	p	2	2				
OUTL BUS, A	(BUS) · (A)	Output contents of Accumulator onto BUS.	0	0	0	0	0	0	1	0	1	1				
OUTL Pp, A	(Pp) · (A), p = 1 2	Output contents of Accumulator to designated port (1 2).	0	0	1	1	1	0	p	p	1	1				
REGISTERS																
DEC Rr (Rr)	(Rr) ← (Rr) - 1, r = 0 7	Decrement by 1 contents of designated register.	1	1	0	0	1	r	r	r	1	1				
INC Rr	(Rr) ← (Rr) + 1, r = 0 7	Increment by 1 contents of designated register.	0	0	0	1	1	r	r	r	1	1				
INC @ Rr	((Rr)) ← ((Rr)) + 1, r = 0 1	Increment Indirect by 1 the contents of data memory location.	0	0	0	1	0	0	0	r	1	1				
SUBROUTINE																
CALL addr	((SP)) ← (PC), (PSW 4 7) (SP) ← (SP) + 1 (PC 8 10) ← addr 8 10 (PC 0 7) ← addr 0 7 (PC 11) ← DBF	Call designated Subroutine.	a10	a9	a8	1	0	1	0	0	2	2				
RET	(SP) ← (SP) - 1 (PC) ← ((SP))	Return from Subroutine without restoring Program Status Word.	a7	a6	a5	a4	a3	a2	a1	a0	2	1				
RETR	(SP) ← (SP) - 1 (PC) ← ((SP)) (PSW 4 7) ← ((SP))	Return from Subroutine restoring Program Status Word.	1	0	0	1	0	0	1	1	2	1				
TIMER/COUNTER																
EN TCNTI		Enable Internal interrupt Flag for Timer/Counter output.	0	0	1	0	0	1	0	1	1	1				
DIS TCNTI		Disable Internal interrupt Flag for Timer/Counter output.	0	0	1	1	0	1	0	1	1	1				
MOV A, T	(A) · (T)	Move contents of Timer/Counter into Accumulator.	0	1	0	0	0	0	1	0	1	1				
MOV T, A	(T) · (A)	Move contents of Accumulator into Timer/Counter.	0	1	1	0	0	0	1	0	1	1				
STOP TCNT		Stop Count for Event Counter	0	1	1	0	0	1	0	1	1	1				
STRT CNT		Start Count for Event Counter.	0	1	0	0	0	1	0	1	1	1				
STRT T		Start Count for Timer	0	1	0	1	0	1	0	1	1	1				
MISCELLANEOUS																
NOP		No Operation performed.	0	0	0	0	0	0	0	0	1	1				


- Notes: ① Instruction Code Designations r and p form the binary representation of the Registers and Ports involved.
 ② The dot under the appropriate flag bit indicates that its content is subject to change by the instruction it appears in.
 ③ References to the address and data are specified in bytes 2 and/or 1 of the instruction.
 ④ Numerical Subscripts appearing in the FUNCTION column reference the specific bits affected.

Symbol Definitions:

SYMBOL	DESCRIPTION
A	The Accumulator
AC	The Auxiliary Carry Flag
addr	Program Memory Address (12 bits)
Bb	Bit Designator (b = 0 - 7)
BS	The Bank Switch
BUS	The BUS Port
C	Carry Flag
CLK	Clock Signal
CNT	Event Counter
D	Nibble Designator (4 bits)
data	Number or Expression (8 bits)
DBF	Memory Bank Flip-Flop
F0, F1	Flags 0, 1
I	Interrupt
P	"In-Page" Operation Designator

SYMBOL	DESCRIPTION
Pp	Port Designator (p = 1, 2 or 4 - 7)
PSW	Program Status Word
Rr	Register Designator (r = 0, 1 or 0 - 7)
SP	Stack Pointer
T	Timer
TF	Timer Flag
T0, T1	Testable Flags 0, 1
X	External RAM
=	Prefix for Immediate Data
@	Prefix for Indirect Address
S	Program Counter's Current Value
(x)	Contents of External RAM Location
((x))	Contents of Memory Location Addressed by the Contents of External RAM Location.
—	Replaced By


μ PD8049/8039L



PACKAGE OUTLINES
μPD8049C
μPD8039LC

(PLASTIC)

ITEM	MILLIMETERS	INCHES
A	51.5 MAX.	2.028 MAX.
B	1.62 MAX.	0.064 MAX.
C	2.54 ± 0.1	0.10 ± 0.004
D	0.5 ± 0.1	0.019 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.2 MIN.	0.047 MIN.
G	2.54 MIN.	0.10 MIN.
H	0.5 MIN.	0.019 MIN.
I	5.22 MAX.	0.206 MAX.
J	5.72 MAX.	0.225 MAX.
K	15.24 TYP.	0.600 TYP.
L	13.2 TYP.	0.520 TYP.
M	0.25 ^{+0.1} _{-0.05}	0.010 ^{+0.004} _{-0.002}



μPD8049D
μPD8039LD

(CERAMIC)

ITEM	MILLIMETERS	INCHES
A	51.5 MAX.	2.03 MAX.
B	1.62 MAX.	0.06 MAX.
C	2.54 ± 0.1	0.1 ± 0.004
D	0.5 ± 0.1	0.02 ± 0.004
E	48.26 ± 0.1	1.9 ± 0.004
F	1.02 MIN.	0.04 MIN.
G	3.2 MIN.	0.13 MIN.
H	1.0 MIN.	0.04 MIN.
I	3.5 MAX.	0.14 MAX.
J	4.5 MAX.	0.18 MAX.
K	15.24 TYP.	0.6 TYP.
L	14.93 TYP.	0.59 TYP.
M	0.25 ± 0.05	0.01 ± 0.0019