SLDS006C - DECEMBER 1984 - REVISED MAY 1993

- Each Device Drives Ten Lines
- 60-V Output Voltage Rating
- 40-mA Output Source Current
- High-Speed Serially-Shifted Data Input
- CMOS-Compatible Inputs
- Latches on All Driver Outputs
- Improved Direct Replacement for UCN4810A and TL4810A


### description

The TL4810B and TL4810BI are monolithic BIDFET<sup>†</sup> integrated circuits designed to drive a dot matrix or segmented vacuum fluorescent display (VFD). These devices feature a serial data output to cascade additional devices for large display arrays.

A 10-bit data word is serially loaded into the shift register on the positive-going transitions of the clock. Parallel data is transferred to the output buffers through a 10-bit D-type latch while LATCH ENABLE is high and is latched when LATCH ENABLE is low. When BLANKING is high, all outputs are low.

Outputs are totem-pole structures formed by npn emitter-follower and double-diffused MOS (DMOS) transistors with output voltage ratings of 70 V and 40-mA source-current capability. All inputs are compatible with CMOS and TTL levels, but each requires the addition of a pullup resistor to  $V_{CC1}$  when driven by TTL logic.

The TL4810B is characterized for operation from  $0^{\circ}$ C to 70°C. The TL4810BI is characterized for operation from  $-40^{\circ}$ C to  $85^{\circ}$ C.




NC-No internal connection

†BIDFET – Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip. This is a patented process.




SLDS006C - DECEMBER 1984 - REVISED MAY 1993

### logic symbol<sup>†</sup>



logic diagram (positive logic)



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the N package.

#### FUNCTION TABLE

| FUNCTION | CONTROL INPUTS                 |        |        | SHIFT REGISTERS                          | LATCHES                                    |        | OUTPUTS                              |  |
|----------|--------------------------------|--------|--------|--|--|--------|--------------------------------------|--|
|          | CLOCK LATCH<br>ENABLE BLANKING |        |        | R1 THRU R10 <sup>‡</sup>                 | LC1 THRU LC10                              | SERIAL | Q1 THRU Q10                          |  |
| Load     | ↑<br>No↑                       | X<br>X | X<br>X | Load and shift <sup>‡</sup><br>No change | Determined by<br>LATCH ENABLE <sup>§</sup> | R10    | Determined by BLANKING               |  |
| Latch    | X<br>X                         | L<br>H | X<br>X | As determined above                      | Stored data<br>New data                    | R10    | Determined by BLANKING               |  |
| Blank    | X<br>X                         | X<br>X | H<br>L | As determined above                      | Determined by<br>LATCH ENABLE§             | R10    | All L<br>LC1 thru LC10, respectively |  |

H = high level, L = low level, X = irrelevant,  $\uparrow$  = low-to-high-level transition.


<sup>‡</sup>Register R10 takes on the state of R9, R9 takes on the state of R8...R2 takes on the state of R1, and R1 takes on the state of the data input. <sup>§</sup>New data enter the latches while LATCH ENABLE is high. These data are stored while LATCH ENABLE is low.



SLDS006C - DECEMBER 1984 - REVISED MAY 1993

| typical ope       | rating sequence        |                |
|-------------------|------------------------|----------------|
| CLOCK             |                        |                |
| DATA IN           | Valid                  | Irrelevant     |
| SR<br>Contents    | Invalid                | Valid          |
| LATCH<br>ENABLE   |                        |                |
| Latch<br>Contents | Previously Stored Data | New Data Valid |
| -<br>BLANKING     |                        |                |
| Q Outputs         |                        | Valid          |

### schematics of inputs and outputs





#### SLDS006C - DECEMBER 1984 - REVISED MAY 1993

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Storage temperature range, T <sub>stg</sub><br>Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | –65°C to 150°C |
|---|----------------|

NOTE 1: Voltage values are with respect to GND.

| DISSIPATION RATING TABLE  |         |           |        |        |  |  |  |  |  |
|---|---------|-----------|--------|--------|--|--|--|--|--|
| $\label{eq:package} \begin{array}{ccc} T_A \leq 25^\circ C & \text{DERATING FACTOR} & T_A = 70^\circ C & T_A = 88\\ \text{POWER RATING} & \text{ABOVE } T_A = 25^\circ C & \text{POWER RATING} & \text{POWER RATING} \end{array}$ |         |           |        |        |  |  |  |  |  |
| DW  | 1125 mW | 9.0 mW/°C | 720 mW | 585 mW |  |  |  |  |  |
| N   | 1150 mW | 9.2 mW/°C | 736 mW | 598 mW |  |  |  |  |  |

### recommended operating conditions

| PARAMETER                                 |                         |       |       | TL4810BI |      | UNIT |
|---|-------------------------|-------|-------|----------|------|------|
|   | MIN                     | MAX   | MIN   | MAX      | UNIT |      |
| Supply voltage, V <sub>CC1</sub>          | 4.75                    | 15.75 | 4.75  | 15.75    | V    |      |
| Supply voltage, V <sub>CC2</sub>          |                         | 5     | 60    | 5        | 60   | V    |
| High level level to a be a bl             | V <sub>CC1</sub> = 5 V  | 3.5   | 5.3   | 3.5      | 5.3  | v    |
| High-level input voltage, VIH             | V <sub>CC1</sub> = 15 V | 13.5  | 15.3  | 13.5     | 15.3 |      |
| Low-level input voltage, VIL              | -0.3†                   | 0.8   | -0.3† | 0.8      | V    |      |
| Continuous high-level output current, IOH |                         |       | -25   |          | -25  | mA   |
| Operating free-air temperature, T         | A                       | 0     | 70    | -40      | 85   | °C   |

<sup>†</sup> The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic voltages only.



SLDS006C - DECEMBER 1984 - REVISED MAY 1993

| electrical characteristics over recommended operating free-air temperature range,         |
|---|
| V <sub>CC1</sub> = 5 V to 15 V, V <sub>CC2</sub> = 60 V, GND = 0 (unless otherwise noted) |

|                     |  |                              |  |                                 | ٦                | FL4810B |     | TL4810BI         |      |     | UNIT |
|---------------------|--|------------------------------|--|---------------------------------|------------------|---------|-----|------------------|------|-----|------|
| PARAMETER           |  | TEST CONDITIONS <sup>†</sup> |  | MIN                             | TYP <sup>‡</sup> | MAX     | MIN | TYP <sup>‡</sup> | MAX  |     |      |
|                     | High-level<br>output                             | Q outputs                    | I <sub>OH</sub> = -25 mA                               |                                 | 57.5             | 58      |     | 57.5             | 58   |     |      |
| Vон                 |  | SERIAL                       | V <sub>CC1</sub> = 5 V,                                | I <sub>OH</sub> = -100 μA       | 4                | 4.5     |     | 4                | 4.5  |     | V    |
|                     | voltage  | DATA OUT                     | V <sub>CC1</sub> = 15 V,                               | I <sub>OH</sub> = -100 μA       | 14               | 14.7    |     | 14               | 14.7 |     |      |
|                     | Low-level  | Q outputs                    | I <sub>OL</sub> = 1 μA,                                | BLANKING at V <sub>CC1</sub>    |                  | 0.5     | 1   |                  | 0.5  | 1   |      |
| VOL                 | output   | SERIAL                       | V <sub>CC1</sub> = 5 V,                                | I <sub>OL</sub> = 100 μA        |                  | 0.05    | 0.1 |                  | 0.05 | 0.1 | V    |
|                     | voltage  | DATA OUT                     | V <sub>CC1</sub> = 15 V,                               | I <sub>OL</sub> = 100 μA        |                  | 0.02    | 0.1 |                  | 0.02 | 0.1 |      |
| IOL                 | Low-level Q output current<br>(pulldown current) |                              | V <sub>O</sub> = 60 V,<br>T <sub>A</sub> = MIN to 70°C | $BLANKING \text{ at } V_{CC1},$ | 2.5              | 3.7     |     | 2.5              | 3.7  |     | mA   |
|                     |  |                              | V <sub>O</sub> = 60 V,<br>T <sub>A</sub> = 85°C        | BLANKING at V <sub>CC1</sub> ,  |                  |         |     | 2                |      |     |      |
| I <sub>O(off)</sub> | (off) Off-state output current                   |                              | $V_{O} = 0,$<br>$T_{A} = MAX$                          | $BLANKING \text{ at } V_{CC1},$ |                  | -1      | -15 |                  | -1   | -15 | μΑ   |
| Ι <sub>Η</sub>      |  |                              | $V_{I} = V_{CC1}$                                      |                                 |                  | 30      | 50  |                  | 30   | 50  | μΑ   |
|                     |  |                              | All inputs at 0 V,                                     | V <sub>CC1</sub> = 5 V          |                  | 10      | 50  |                  | 10   | 50  |      |
|                     |  |                              | One Q output high                                      | V <sub>CC1</sub> = 15 V         |                  | 10      | 100 |                  | 10   | 100 |      |
| ICC1                | Supply current                                   | ITOITI VCC1                  | All inputs at 0 V,                                     | V <sub>CC1</sub> = 5 V          |                  | 10      | 50  |                  | 10   | 50  | μA   |
|                     |  |                              | All outputs low  | V <sub>CC1</sub> = 15 V         |                  | 10      | 100 |                  | 10   | 100 |      |
|                     |  |                              | All outputs low  |                                 |                  | 0.5     | 1   |                  | 0.5  | 1   |      |
| ICC2                | Supply current                                   | from V <sub>CC2</sub>        | All outputs high,                                      | $T_A = 0^{\circ}C$ to MAX       |                  | 2.7     | 4   |                  | 2.7  | 4   | mA   |
|                     |  |                              | All outputs high,                                      | $T_A = -40^{\circ}C$            |                  |         |     |                  |      | 5   |      |

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $T_A = 25^{\circ}C$ , except for I<sub>O</sub>.

### timing requirements over recommended operating free-air temperature range


|                         |   | V <sub>CC1</sub> | = 5 V   | V <sub>CC1</sub> = | UNIT |      |
|-------------------------|---|------------------|---------|--------------------|------|------|
|                         |   | MIN              | MIN MAX |                    | MAX  | UNIT |
| <sup>t</sup> w(CKH)     | Pulse duration, CLOCK high                          | 250              |         | 50                 |      | ns   |
| <sup>t</sup> w(LEH)     | Pulse duration, LATCH ENABLE high                   | 250              |         | 50                 |      | ns   |
| t <sub>su(D)</sub>      | Setup time, DATA IN before CLOCK↑                   | 125              |         | 25                 |      | ns   |
| t <sub>h(D)</sub>       | Hold time, DATA IN after CLOCK↑                     | 125              |         | 25                 |      | ns   |
| <sup>t</sup> d(CKH-LEH) | Delay time, CLOCK <sup>↑</sup> to LATCH ENABLE high | 125              |         | 25                 |      | ns   |

## switching characteristics, $V_{BB}$ = 60 V, $T_A$ = 25°C


|                 | PARAMETER   | TEST<br>CONDITIONS      | MIN | TYP | МАХ | UNIT |
|-----------------|---|-------------------------|-----|-----|-----|------|
| L .             | Propagation delay time. LAICH ENABLE to Q outputs | V <sub>CC1</sub> = 5 V  |     | 1   |     |      |
| <sup>t</sup> pd |   | V <sub>CC1</sub> = 15 V |     | 0.5 |     | μs   |



SLDS006C - DECEMBER 1984 - REVISED MAY 1993



PARAMETER MEASUREMENT INFORMATION





#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated