



**PRELIMINARY DATA**

**4-BIT D LATCH**

**DESCRIPTION**

The T54LS/T74LS75 is a 4-bit D latch; it is applied as temporary storage for binary information between processing units and input/output or indicator units. When the Enable is HIGH, the information present at a data (D) input shifts to the Q output, which follows the data input on condition that the Enable remains HIGH. If the Enable goes LOW, the information is kept at the Q output until the Enable is allowed to go HIGH.

**B1**  
Plastic Package


**D1/D2**  
Ceramic Package

**M1**  
Micro Package

**C1**  
Plastic Chip Carrier

**ORDERING NUMBERS:**  
 T54LS75 D2      T74LS75 C1  
 T74LS75 D1      T74LS75 M1  
 T74LS75 B1

**LOGIC SYMBOL**




V<sub>CC</sub> = Pin 5  
 GND = Pin 12

**PIN NAMES**


D <sub>1</sub> -D <sub>4</sub>	Data Inputs
E <sub>0-1</sub>	Enable Input Latches 0, 1
E <sub>2-3</sub>	Enable Input Latches 2, 3
Q <sub>1</sub> -Q <sub>4</sub>	Latch Outputs
$\bar{Q}_1$ - $\bar{Q}_4$	Complementary Latch Outputs

**PIN CONNECTION (top view)**

**DUAL IN LINE**




**CHIP CARRIER**



NC = No Internal Connection



## LOGIC DIAGRAM AND TRUTH TABLE



LC-0121

(Each latch)

$t_n$	$t_{n+1}$
D	Q
H	H
L	L

### Notes:

$t_n$  = bit time before clock negative-going transition

$t_{n+1}$  = bit time after clock negative-going transition

$V_{CC}$  = Pin 5  
 GND = Pin 12  
 ( ) = Pin numbers

## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply Voltage	-0.5 to 7	V
$V_i$	Input Voltage, Applied to Input	-0.5 to 15	V
$V_o$	Output Voltage, Applied to Output	-0.5 to 10	V
$I_i$	Input Current, Into Inputs	-30 to 5	mA
$I_o$	Output Current, Into Outputs	50	mA

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## GUARANTEED OPERATING RANGES

Part Numbers	Supply Voltage			Temperature
	Min	Typ	Max	
T54LS75D2	4.5 V	5.0 V	5.5 V	-55°C to +125°C
T74LS75XX	4.75 V	5.0 V	5.25 V	0°C to +70°C

XX = package type.



### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Symbol	Parameter		Limits			Test Conditions (Note 1)	Units	
			Min.	Typ.	Max.			
V <sub>IH</sub>	Input HIGH Voltage		2.0			Guaranteed input HIGH Voltage for all Inputs	V	
V <sub>IL</sub>	Input LOW Voltage	54			0.7	Guaranteed input LOW Voltage for all Inputs	V	
		74			0.8			
V <sub>CD</sub>	Input Clamp Diode Voltage			-0.65	-1.5	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18mA	V	
V <sub>OH</sub>	Output HIGH Voltage	54	2.5	3.5		V <sub>CC</sub> = MIN, I <sub>OH</sub> = -400μA, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> per Truth Table	V	
		74	2.7	3.5				
V <sub>OL</sub>	Output LOW Voltage	54,74		0.25	0.4	I <sub>OL</sub> = 4.0mA	V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> per Truth Table	V
		74		0.35	0.5	I <sub>OL</sub> = 8.0mA		
I <sub>IH</sub>	Input HIGH Current	D Input			20	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7V	μA	
		E Input			80			
I <sub>IL</sub>	Input LOW Current	D Input			0.1	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0V	mA	
		E Input			0.4			
I <sub>IL</sub>	Input LOW Current	D Input			-0.4	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4V	mA	
		E Input			-1.6			
I <sub>OS</sub>	Output Short Circuit Current (Note 2)		-20		-100	V <sub>CC</sub> = MAX	mA	
I <sub>CC</sub>	Power Supply Current				12	V <sub>CC</sub> = MAX	mA	

### AC CHARACTERISTICS: T<sub>A</sub> = 25°C

Symbol	Parameter		Limits			Test Conditions	Units
			Min.	Typ.	Max.		
t <sub>PLH</sub>	Propagation Delay, Data to Q			15	27	V <sub>CC</sub> = 5.0V C <sub>L</sub> = 15pF	ns
t <sub>PHL</sub>	Data to Q			9.0	17		
t <sub>PLH</sub>	Propagation Delay, Data to Q̄			12	20		ns
t <sub>PHL</sub>	Q̄ to Data			7.0	15		
t <sub>PLH</sub>	Propagation Delay, Enable to Q			15	27		
t <sub>PHL</sub>	Q to Enable			14	25	ns	
t <sub>PLH</sub>	Propagation Delay, Enable to Q̄			16	30	ns	
t <sub>PHL</sub>	Q̄ to Enable			7.0	15		

**Notes:**

- 1) Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 2) Not more than one output should be shorted at a time.
- 3) Typical values are at V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C



**AC CHARACTERISTICS:**  $T_A = 25^\circ\text{C}$

Symbol	Parameter	Limits			Test Conditions	Units
		Min.	Typ.	Max.		
$t_w$	Enable Pulse Width	20			$V_{CC} = 5.0V$	ns
$t_s$	Set-up Time	20				ns
$t_h$	Hold Time	5				ns

**DEFINITION OF TERMS:**

SET-UP TIME ( $t_s$ ) - is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME ( $t_h$ ) - is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

**AC WAVEFORMS**

