




## 8-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

### DESCRIPTION


The TTL/MSI T54LS251/T74LS251 is a high speed 8-Input Digital Multiplexer. It provides, in one package, the ability to select one bit of data from up to eight sources. The LS251 can be used as a universal function generator to generate any logic function of four variables. Both assertion and negation outputs are provided.



- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIFUNCTION CAPABILITY
- ON-CHIP SELCT LOGIC DECODING
- INVERTING AND NON-INVERTING 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


### PIN NAMES

$S_0$ - $S_2$	Select Input
$\bar{E}_0$	Output Enable (Active LOW) Input
$I_0$ - $I_7$	Multiplexer Inputs
Z	Multiplexer Outputs
$\bar{Z}$	Complementary Multiplexer Output





## LOGIC SYMBOL AND LOGIC DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply Voltage	-0.5 to 7	V
$V_I$	Input Voltage, Applied to Input	-0.5 to 15	V
$V_O$	Output Voltage, Applied to Output	-0.6 to 5.5	V
$I_I$	Input Current, Into Inputs	-30 to 5	mA
$I_O$	Output Current, Into Outputs	50	mA

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## GUARANTEED OPERATING RANGES

Part Numbers	Supply Voltage			Temperature
	Min	Typ	Max	
T54LS251D2	4.5 V	5.0 V	5.5 V	-55°C to +125°C
T74LS251XX	4.75 V	5.0 V	5.25 V	0°C to +70°C

XX = package type.



### FUNCTIONAL DESCRIPTION

The LS251 is a logical implementation of a single pole, 8-position switch the switch position controlled by the state of three Select inputs,  $S_0$ ,  $S_1$ ,  $S_2$ . Both as-

sertion and negation outputs are provided. The Output Enable input ( $E_0$ ) is active LOW. When it is activated, the logic function provided a the output is:

$$Z = \bar{E}_0 \cdot (I_0 \cdot \bar{S}_0 \cdot \bar{S}_1 \cdot \bar{S}_2 + I_1 \cdot S_0 \cdot \bar{S}_1 \cdot \bar{S}_2 + I_2 \cdot \bar{S}_0 \cdot S_1 \cdot \bar{S}_2 + I_3 \cdot S_0 \cdot S_1 \cdot \bar{S}_2 + I_4 \cdot \bar{S}_0 \cdot \bar{S}_1 \cdot S_2 + I_5 \cdot S_0 \cdot \bar{S}_1 \cdot S_2 + I_6 \cdot \bar{S}_0 \cdot S_1 \cdot S_2 + I_7 \cdot S_0 \cdot S_1 \cdot S_2)$$


When the output Enable is HIGH, both outputs are in the high impedance (high Z) state. This feature allows multiplexer expansion by tying the outputs of up to 128 devices together. When the outputs of the 3-state devices are tied together, all but one, device

must be in the high impedance state to avoid high currents that would exceed the maximum ratings. The Outputs Enable signals should be designed to ensure there is no overlap in the active LOW portion of the enable voltage.

### TRUTH TABLE

$\bar{E}_0$	$S_2$	$S_1$	$S_0$	$I_0$	$I_1$	$I_2$	$I_3$	$I_4$	$I_5$	$I_6$	$I_7$	$\bar{Z}$	Z
H	X	X	X	X	X	X	X	X	X	X	X	(Z)	(Z)
L	L	L	L	L	X	X	X	X	X	X	X	H	L
L	L	L	L	H	X	X	X	X	X	X	X	L	H
L	L	L	H	X	L	X	X	X	X	X	X	H	L
L	L	L	H	X	H	X	X	X	X	X	X	L	H
L	L	L	L	X	X	L	X	X	X	X	X	H	L
L	L	H	L	X	X	H	X	X	X	X	X	L	H
L	L	H	H	X	X	X	L	X	X	X	X	H	L
L	L	H	H	X	X	X	H	X	X	X	X	L	H
L	H	L	L	X	X	X	X	L	X	X	X	H	L
L	H	L	L	X	X	X	X	H	X	X	X	L	H
L	H	L	H	X	X	X	X	X	L	X	X	H	L
L	H	L	H	X	X	X	X	X	H	X	X	L	H
L	H	H	L	X	X	X	X	X	X	L	X	H	L
L	H	H	H	X	X	X	X	X	X	X	L	H	L
L	H	H	H	X	X	X	X	X	X	X	H	L	H

H = HIGH Voltage Level  
 L = LOW Voltage Level  
 X = Don't Care  
 (Z) = High Impedance (Off)



### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Symbol	Parameter		Limits			Test Conditions (Note 1)	Units
			Min.	Typ.	Max.		
V <sub>IH</sub>	Input HIGH Voltage		2.0			Guaranteed input HIGH Voltage for all Inputs	V
V <sub>IL</sub>	Input LOW Voltage	54			0.7	Guaranteed input LOW Voltage for all Inputs	V
		74			0.8		
V <sub>CD</sub>	Input Clamp Diode Voltage			-0.65	-1.5	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18mA	V
V <sub>OH</sub>	Output HIGH Voltage	54	2.4	3.4		V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> per Truth Table	V
		74	2.4	3.4			
V <sub>OL</sub>	Output LOW Voltage	54,74		0.25	0.4	V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> per Truth Table	V
		74		0.35	0.5		
I <sub>OZH</sub>	Output Off Current HIGH				20	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 2.7V, V <sub>E</sub> = 2.0V	μA
I <sub>OZL</sub>	Output Off Current LOW				-20	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0.4V, V <sub>E</sub> = 2.0V	μA
I <sub>IH</sub>	Input HIGH Current			1.0	20 0.1	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2.7V V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0V	μA mA
I <sub>IL</sub>	Input LOW Current				-0.4	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4V	mA
I <sub>OS</sub>	Output Short Circuit Current (Note 2)		-20		-100	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 0V	mA
I <sub>CC</sub>	Power Supply Current Outputs LOW Outputs Off			6.0	10	V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 4.5V, V <sub>E</sub> = 0V V <sub>CC</sub> = MAX, V <sub>OUT</sub> = 4.5V, V <sub>E</sub> = 4.5V	mA
				7.0	12		

### AC CHARACTERISTICS: (T<sub>A</sub> = 25°C)

Symbol	Parameter		Limits			Test Conditions	Units
			Min.	Typ.	Max.		
t <sub>PLH</sub>	Propagation Delay, Select to Z Output			20	33	V <sub>CC</sub> = 5.0V C <sub>L</sub> = 15pF	ns
t <sub>PHL</sub>	Propagation Delay, Select to Z Output			21	33		
t <sub>PLH</sub>	Propagation Delay, Data to Z Output			28	45		ns
t <sub>PHL</sub>	Propagation Delay, Data to Z Output			28	45		
t <sub>PLH</sub>	Propagation Delay, Data to Z Output			10	15		ns
t <sub>PHL</sub>	Propagation Delay, Data to Z Output			9.0	15		
t <sub>PZH</sub>	Output Enable Time to Z Output			17	27		ns
t <sub>PZL</sub>	Output Enable Time to Z Output			24	40		
t <sub>PZH</sub>	Output Enable Time to Z Output			30	45	ns	
t <sub>PZL</sub>	Output Enable Time to Z Output			26	40		
t <sub>PHZ</sub>	Output Disable Time to Z Output			37	55	V <sub>CC</sub> = 5.0V C <sub>L</sub> = 5pF	ns
t <sub>PLZ</sub>	Output Disable Time to Z Output			15	25		
t <sub>PHZ</sub>	Output Disable Time to Z Output			30	45	ns	
t <sub>PLZ</sub>	Output Disable Time to Z Output			15	25		

**Notes:**

- 1) Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 2) Not more than one output should be shorted at a time.
- 3) Typical values are at V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C



74LS251

### 3-STATE AC WAVEFORMS AC LOAD CIRCUIT

Fig. 1




Fig. 2




Fig. 3




Fig. 4





Fig. 5



#### SWITCHING POSITIONS

Symbol	SW1	SW2
t <sub>PZH</sub>	Open	Closed
t <sub>PZL</sub>	Closed	Open
t <sub>PLZ</sub>	Closed	Closed
t <sub>PHZ</sub>	Closed	Closed