



# LS160/160A/162/162A: BCD DECADE COUNTERS LS161/161A/163/163A: 4-BIT BINARY COUNTERS

### DESCRIPTION

The LS160/160A/161/161A/162/162A/163/163A are high-speed 4-bit synchronous counters. They are edge-triggered, synchronously presettable, and cascadable MSI building, blocks for counting, memory addressing, frequency division and other applications. The LS160 and LS162 count modulo 10 (BCD). The LS161 and LS163 count modulo 16 (binary).


The LS160/160A and LS161/161A have an asynchronous Master Reset (Clear) input that overrides, and is independent of, the clock and all other control inputs. The LS162/162A and LA163/163A have a Synchronous Reset (Clear) input that overrides all other control inputs, but is active only during the rising clock edge.


- SYNCHRONOUS COUNTING AND LOADING
- TWO COUNT ENABLE INPUTS FOR HIGH-SPEED SYNCHRONOUSLY EXPANSION
- EDGE-TRIGGERED OPERATION
- TYPICAL COUNT RATE OF 35 MHz
- FULLY TTL AND CMOS COMPATIBLE
- VERSION "A" PRELIMINARY DATA

|                    | BCD Modulo 10 | Binary (Modulo 16) |  |  |
|--------------------|---------------|--------------------|--|--|
| Asynchronous Reset | LS160/160A    | LS161/161A         |  |  |
| Synchronous Reset  | LS162/162A    | LS163/163A         |  |  |

#### PIN NAMES

| Parallel Enable (Active LOW) Input   |
|--------------------------------------|
| Parallel Inputs                      |
| Count Enable Parallel Input          |
| Count Enable Trickle Input           |
| Clock (Active HIGH Going Edge) Input |
| Master Reset (Active LOW) Input      |
| Synchronous Reset (Active LOW) Input |
| Parallel Outputs                     |
| Terminal Count Output                |
|                                      |








## LOGIC SYMBOL AND TRUTH TABLE

- \* MR for LS160/160A/161/161A
- \* SR for LS162/162A/163/163A



| *SR | PE | CET | CEP | Action on the Rising Clock Edge ( I )  |
|-----|----|-----|-----|----------------------------------------|
| L   | Х  | Х   | х   | RESET (Clear)                          |
| H   | L  | X   | X   | LOAD (P <sub>n</sub> →Q <sub>n</sub> ) |
| H   | Н  | H   | н   | COUNT (Increment)                      |
| H   | Н  | L   | X   | NO CHANGE (Hold)                       |
| Н   | Н  | X   | L   | NO CHANGE (Hold)                       |

\* For the LS162/162A and LS163/163A only

V<sub>CC</sub> = Pin 16 GND = Pin 8 H = HIGH Voltage Level L = LOW Voltage Level X = Don't Care

## **ABSOLUTE MAXIMUM RATINGS**

| Symbol          | Parameter                         | Value       | Unit |
|-----------------|-----------------------------------|-------------|------|
| V <sub>CC</sub> | Supply Voltage                    | - 0.5 to 7  | V    |
| $V_{l}$         | Input Voltage, Applied to Input   | - 0.5 to 15 | V    |
| v <sub>o</sub>  | Output Voltage, Applied to Output | -0.5 to 10  | V    |
| l <sub>l</sub>  | Input Current, Into Inputs        | - 30 to 5   | mA   |
| lo              | Output Current, Into Outputs      | 50          | mA   |

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **GUARANTEED OPERATING RANGES**

| Part Numbers           |        |       |        |                 |  |
|------------------------|--------|-------|--------|-----------------|--|
|                        | Min    | Тур   | Max    | Temperature     |  |
| T54LS160/161/162/163D2 | 4.5 V  | 5.0 V | 5.5 V  | -55°C to +125°C |  |
| T74LS160/161/162/163XX | 4.75 V | 5.0 V | 5.25 V | 0°C to +70°C    |  |

XX = package type.



#### **FUNCTIONAL DESCRIPTION**

The LS160/160A/161/161A/162/162A/163/163A are 4-bit synchronous counters with a synchronous Parallel Enable (Load) feature. These counters consist of four edge-triggered D flip-flops with the appropriate data routing networks feeding the D inputs. All changes of the Q outputs (except due to the asynchronous Master Reset in the LS160/160A and LS161/161A) occur as a result of, and synchronous with, the LOW to HIGH transition of the Clock input (CP). As long as the set-up time requirements are met, there are no special timing or activity constraints on any of the mode control or data inputs.

Three control inputs - Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) - select the mode of operation as shown in the tables. The Count Mode is enabled when the CEP,

CET, and PE inputs are HIGH.

When the PE is LOW, the counters will synchronously load the data from the parallel inputs into the flip-flops on the LOW to HIGH transition of the clock. Either the CEP or CET inputs can be used to inhibit the count sequence. With the PE held HIGH, a LOW on either the CEP or CET inputs at least one set-up time prior to the LOW to HIGH clock transition will cause the existing output states to be retained. The AND feature of the two Count Enable inputs (CET-CEP) allows synchronous cascading without external gating and without delay accumulation over any pratical number of bits or digits.

The Terminal Count (TC) output is HIGH when the Count Enable Trickle (CET) input is HIGH while the counter is in its maximum count state (HLLH for the BCD counters, HHHH for the Binary counters). Note that TC is fully decoded and will, therefore, be HIGH only for one count state.

The LS160/160A and LS162/162A count modulo 10 following a binary coded decimal (BCD) sequence. They generate a TC output when the CET input is HIGH while the counter is in state 9 (HLLH). From this state they increment to state 0 (LLLL). If loaded with a code in excess of 9 they return to their legitimate sequence within two counts, as explained in the state diagram. States 10 through 15 do not generated a TC output.


The LS161/161A and LS163/163A count modulo 16 following a binary sequence. They generated a TC when the CET input is HIGH while the counter is in state 15 (HHHHH). From this state they increment to

state 0 (LLLL).

The Master Reset ( $\overline{\text{MR}}$ ) of the LS160/160A and LS161/161A is asynchronous. When the  $\overline{\text{MR}}$  is LOW, it overrides all other input conditions and sets the outputs LOW. The  $\overline{\text{MR}}$  pin should never be left open. If not used, the  $\overline{\text{MR}}$  pin should be tied through a resistor to V<sub>CC</sub>, or to a gate output which is permanently set to a HIGH logic level.

The active LOW Synchronous Reset (\$\overline{SR}\$) input of the LS162/162A and LS163/163A acts as an edge-triggered control input, overriding CET, CEP and PE, and resetting the four counter flip-flops on the LOW to HIGH transition of the clock. This simplifies the design from race-free logic controlled reset circuits, e.g. to reset the counter synchronously after reaching a predetermined value.

## **STATE DIAGRAMS**



## LOGIC EQUATIONS

Count Enable = CEP•CET•PE TC for LS160 & LS162 = CET• $Q_0$ • $\overline{Q_1}$ • $\overline{Q_2}$ • $Q_3$ TC for LS161 & LS163 = CET• $Q_0$ • $Q_1$ • $Q_2$ • $Q_3$ 

Preset = PE•CP + (rising clock edge)

Reset = MR (LS160 & LS161)

Reset = SR • CP + (rising clock edge) (LS162 & LS163)

## LOGIC EQUATIONS

Count Enable = CEP•CET•PE TC for LS160A & LS162A = CET• $Q_0$ • $\overline{Q_1}$ • $\overline{Q_2}$ • $Q_3$  TC for LS161A & LS163A = CET• $Q_0$ • $Q_1$ • $Q_2$ • $Q_3$ 

Preset = PE • CP + (rising clock edge)
Reset = MR (LS160A & LS161A)

Reset = SR•CP + (rising clock edge (LS162A & LS163A)

NOTE: The LS160/160A and LS162/162A can be preset to any state, but will not count beyond 9. If preset to state 10, 11, 12, 13, 14 or 15, it will return to its normal sequence within two clock pulses.



# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (LS160/161/162/163).

| Symbol          | Parameter                                                                          |        | Limits |          |                            | Test Conditions                       |                                                             |                |
|-----------------|------------------------------------------------------------------------------------|--------|--------|----------|----------------------------|---------------------------------------|-------------------------------------------------------------|----------------|
|                 |                                                                                    |        | Min.   | Тур.     | Max.                       | (Note 1)                              |                                                             | Units          |
| V <sub>iH</sub> | Input HIGH Voltage                                                                 |        | 2.0    |          |                            | Guaranteed i                          | nput HIGH Voltage                                           | V              |
| VIL             | Input LOW Voltage                                                                  | 54     |        |          | 0.7                        | Guaranteed i                          | nput LOW Voltage                                            | <u> </u>       |
|                 |                                                                                    | 74     |        |          | 0.8                        | for all Inputs                        |                                                             | \ \ \          |
| V <sub>CD</sub> | Input Clamp Diode Vo                                                               | Itage  |        | -0.65    | - 1.5                      | V <sub>CC</sub> = MIN,I <sub>IN</sub> | <sub>j</sub> = - 18mA                                       | $\overline{v}$ |
| V <sub>OH</sub> | Output HIGH Voltage                                                                | 54     | 2.5    | 3.4      |                            | V <sub>CC</sub> = MIN,I <sub>O</sub>  | $_{H} = -400 \mu A, V_{IN} = V_{IH}$ or                     |                |
|                 |                                                                                    | 74     | 2.7    | 3.4      |                            | VIL per Truth                         | Table                                                       | \ \            |
| $V_{OL}$        | Output LOW Voltage                                                                 | 54,74  |        | 0.25     | 0.4                        | I <sub>OL</sub> = 4.0mA               | V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or | <u> </u>       |
|                 |                                                                                    | 74     |        | 0.35     | 0.5                        | I <sub>OL</sub> = 8.0mA               | V <sub>IL</sub> per Truth Table                             | V              |
| l <sub>iH</sub> | Input HIGH Current<br>Po-P3, MR, SR<br>PE, CEP, CP<br>CET                          |        |        |          | 20<br>24<br>40             | V <sub>CC</sub> = MAX, \              | / <sub>IN</sub> = 2.7V                                      | μА             |
|                 | P <sub>0</sub> -P <sub>3</sub> , MR, SR, PE,<br>CEP, CP<br>CET                     |        |        |          | 0.1<br>0.2                 | V <sub>CC</sub> = MAX, \              | / <sub>IN</sub> = 7.0V                                      | mA             |
| l <sub>IL</sub> | Input LOW Current<br>P <sub>0</sub> -P <sub>3</sub> , MR, SR<br>PE, CEP, CP<br>CET |        |        |          | - 0.40<br>- 0.48<br>- 0.80 | V <sub>CC</sub> = MAX, V              | ′ <sub>IN</sub> = 0.4V                                      | mA             |
| los             | Output Short Circuit C (Note 2)                                                    | urrent | - 20   |          | - 100                      | V <sub>CC</sub> = MAX, V              | OUT = 0V                                                    | mA             |
| Іссн<br>Іссь    | Power Supply Current                                                               |        |        | 18<br>19 | 31<br>32                   | V <sub>CC</sub> = MAX                 |                                                             | mA             |

# AC CHARACTERISTICS: TA = 25°C (LS160/161/162/163)

| Symbol                               | Parameter                                           | Limits |           |          | _      |                                                 |       |
|--------------------------------------|-----------------------------------------------------|--------|-----------|----------|--------|-------------------------------------------------|-------|
|                                      | raiametei                                           | Min.   | Тур.      | Max.     | I est  | Conditions                                      | Units |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Turn Off Delay CP to Q<br>Turn On Delay CP to Q     |        | 13<br>18  | 25<br>27 | Fig. 1 |                                                 | ns    |
| t <sub>PLH</sub><br>t <sub>PHL</sub> | Turn Off Delay CP to TC<br>Turn On Delay CP to TC   |        | 15<br>14  | 25<br>21 | Fig. 4 |                                                 | ns    |
| <sup>t</sup> PLH<br>t <sub>PHL</sub> | Turn Off Delay CET to TC<br>Turn On Delay CET to TC |        | 9.0<br>16 | 14<br>23 | Fig. 3 | V <sub>CC</sub> = 5.0V<br>C <sub>L</sub> = 15pF | ns    |
| t <sub>PHL</sub>                     | Turn On Delay MR to Q<br>(LS160 and LS161 only)     |        | 18        | 28       | Fig. 2 |                                                 | ns    |
| f <sub>count</sub>                   | Input Count Frequency                               | 25     | 35        |          | Fig. 1 | 1                                               | MHz   |

#### Notes:

1) Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions. 2) Not more than one output should be shorted at a time.

3) Typical values are at V<sub>CC</sub> = 5.0V, T<sub>A</sub> = 25°C



AC SET-UP REQUIREMENTS: TA = 25°C (LS160/161/162/163)

|                      |                                                            |          | Limits |      | Test Conditions |                                | Units |  |
|----------------------|------------------------------------------------------------|----------|--------|------|-----------------|--------------------------------|-------|--|
| Symbol               | Parameter                                                  | Min.     | Тур.   | Max. |                 |                                |       |  |
| t <sub>rec</sub>     | Recovery Time for MR<br>(LS160 and LS161 Only)             | 20       |        |      | Fig. 1          |                                | ns    |  |
| t <sub>W</sub> MR(L) | Master Reset Pulse width (LS160 and LS161 Only)            | 15       |        |      | Fig. 2          |                                | ns    |  |
| t <sub>W</sub> CP(H) | Clock Pulse Width (HIGH)<br>Clock Pulse Width (LOW)        | 15<br>25 |        |      | Fig. 1          |                                | ns    |  |
| t <sub>s</sub> (H)   | Set-up Time (HIGH),<br>Data to Clock<br>Set-up Time (LOW), | 20       |        |      |                 |                                | ns    |  |
| t <sub>s</sub> (L)   | Data to Clock                                              | 20       |        |      | Fig. 5          | Fig. 5  V <sub>CC</sub> = 5.0V |       |  |
| t <sub>h</sub> (H)   | Hold Time (HIGH),<br>Data to Clock                         | 3.0      |        |      |                 |                                | ns    |  |
| t <sub>h</sub> (L)   | Hold Time (LOW),<br>Data to Clock                          | 3.0      |        |      |                 |                                |       |  |
| t <sub>s</sub> (H)   | Set-up Time (HIGH), PE or SR to Clock                      | 25       |        |      |                 |                                | ns    |  |
| t <sub>s</sub> (L)   | Set-up Time (LOW), PE or SR to Clock                       | 25       |        |      | Fig. 6          |                                |       |  |
| t <sub>h</sub> (H)   | Hold Time (HIGH),<br>PE or SR to Clock                     | 0        |        |      | rig. 6          |                                | ns    |  |
| t <sub>h</sub> (L)   | Hold Time (LOW), PE or SR to Clock                         | 0        |        |      |                 |                                |       |  |
| t <sub>s</sub> (H)   | Set-up Time (HIGH),<br>CE to Clock                         | 25       |        |      |                 |                                | ns    |  |
| t <sub>s</sub> (L)   | Set-up Time (LOW),<br>CE to Clock                          | 25       |        |      | Fig. 7          |                                |       |  |
| t <sub>h</sub> (H)   | Hold Time (HIGH),<br>CE to Clock                           | 0        |        |      | 9               |                                | กร    |  |
| t <sub>h</sub> (L)   | Hold Time (LOW),<br>CE to Clock                            | 0        |        |      |                 |                                |       |  |

## **DEFINITION OF TERMS:**

SET-UP TIME (t<sub>s</sub>) - is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME  $(t_h)$  - is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME (t<sub>rec</sub>) - is defined as the minimim time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognize and transfer HIGH Data to the Q outputs.



# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (LS160A/161A/162A/163A).

| Symbol           | Parameter                                                    |            | Limits |          |              | Test Conditions                               |                                                             | Units    |
|------------------|--------------------------------------------------------------|------------|--------|----------|--------------|-----------------------------------------------|-------------------------------------------------------------|----------|
| - Cymbol         | Farameter                                                    | i arameter |        | Тур.     | Max.         | 7                                             | (Note 1)                                                    |          |
| V <sub>IH</sub>  | Input HIGH Voltage                                           |            | 2.0    |          |              | Guaranteed i                                  | nput HIGH Voltage                                           | V        |
| $V_{IL}$         | Input LOW Voltage                                            | 54         |        |          | 0.7          |                                               | nput LOW Voltage                                            | 1        |
|                  |                                                              | 74         |        |          | 0.8          | for all Inputs                                |                                                             | V        |
| V <sub>CD</sub>  | Input Clamp Diode Vo                                         | Itage      |        | - 0.65   | - 1.5        | $V_{CC} = MIN, I_{IN}$                        | = - 18mA                                                    | V        |
| $V_{OH}$         | Output HIGH Voltage                                          | 54         | 2.5    | 3.5      |              | V <sub>CC</sub> = MIN,I <sub>O</sub>          | $_{H} = -400 \mu A, V_{IN} = V_{IH} \text{ or }$            | T        |
|                  |                                                              | 74         | 2.7    | 3.5      |              | VIL per Truth                                 |                                                             | V        |
| $V_{OL}$         | Output LOW Voltage                                           | 54,74      |        | 0.25     | 0.4          | $I_{OL} = 4.0 \text{mA}$                      | V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>II</sub> or | <u> </u> |
|                  |                                                              | 74         |        | 0.35     | 0.5          | I <sub>OL</sub> = 8.0mA                       | V <sub>IH</sub> per Truth Table                             | V        |
| lіН              | Input HIGH Current MR, Data, CEP, Clor PE, CET (LS160A/16    |            |        |          | 20<br>40     | V <sub>CC</sub> = MAX, \                      | $IAX, V_{IN} = 2.7V$ $IAX, V_{IN} = 7.0V$                   |          |
|                  | MR, Data, CEP, Cloc<br>PE, CET (LS160A/16                    |            |        |          | 0.1<br>0.2   | V <sub>CC</sub> = MAX, V                      |                                                             |          |
| lін              | Input HIGH Current Data, CEP, Clock PE, CET, SR (LS160A      | √161A)     |        |          | 20<br>40     | V <sub>CC</sub> = MAX, V                      | <sub>C</sub> = MAX, V <sub>IN</sub> = 2.7V                  |          |
|                  | Data, CEP, Clock<br>PE, CET, SR (LS162A                      | /163A)     | _      |          | 0.1<br>0.2   | V <sub>CC</sub> = MAX, V                      | 7 <sub>IN</sub> = 7.0V                                      | mA       |
| I <sub>IL</sub>  | Input LOW Current MR, Data, CEP, Cloo PE, CET (LS160A/16     |            |        |          | 0.4<br>0.8   | V <sub>CC</sub> = MAX, V                      | ' <sub>IN</sub> = 0.4V                                      | mA       |
| I <sub>IL</sub>  | Input LOW Current<br>Data, CEP, Clock<br>PE, CET, SR (LS162A | /163A)     |        |          | -0.4<br>-0.8 | V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4V |                                                             | μΑ       |
| los              | Output Short Circuit Co<br>(Note 2)                          | urrent     | - 20   |          | - 100        | V <sub>CC</sub> = MAX, V                      | OUT = 0V                                                    | mA       |
| I <sub>CCL</sub> | Power Supply Current                                         |            |        | 18<br>19 | 31<br>32     | V <sub>CC</sub> = MAX                         |                                                             | mA       |

## Notes:

<sup>1)</sup> Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.

<sup>2)</sup> Not more than one output should be shorted at a time.

<sup>3)</sup> Typical values are at  $V_{CC} = 5.0V$ ,  $T_A = 25$ °C



# **AC CHARACTERISTICS:** T<sub>A</sub> = 25°C (LS160A/161A/162A/163A)

| Symbol           |                                   | Limits |            |          | Test Conditions                                 | Units |
|------------------|-----------------------------------|--------|------------|----------|-------------------------------------------------|-------|
|                  | Parameter                         | Min.   | Тур.       | Max.     | rest Conditions                                 | Units |
| t <sub>PLH</sub> | Propagation Delay,<br>Clock to TC |        | 20<br>18   | 35<br>35 |                                                 | ns    |
| t <sub>PLH</sub> | Propagation Delay,<br>Clock to Q  |        | 13<br>18   | 24<br>27 | V <sub>CC</sub> = 5.0V                          | ns    |
| t <sub>PLH</sub> | Propagation Delay,<br>CET to TC   |        | 9.0<br>9.0 | 14<br>14 | V <sub>CC</sub> = 5.0V<br>C <sub>L</sub> = 15pF | ns    |
| t <sub>PHL</sub> | MR or SR to Q                     |        | 20         | 28       |                                                 | ns    |
| f <sub>MAX</sub> | Maximum Clock Frequency           | 25     | 32         |          |                                                 | MHz   |

# AC CHARACTERISTICS: TA = 25°C (LS160A/161A/162A/163A)

| Symbol         | Parameter              |      | Limits |      | Test Conditions        | Units |
|----------------|------------------------|------|--------|------|------------------------|-------|
|                |                        | Min. | Тур.   | Max. | rest conditions        | Units |
| twCP           | Clock Pulse Width      | 25   |        |      |                        | ns    |
| tw             | MR or SR Pulse Width   | 20   |        |      | V <sub>CC</sub> = 5.0V | ns    |
| t <sub>s</sub> | Set-up Time, Any Input | 20   |        |      | VCC = 3.0V             | ns    |
| t <sub>h</sub> | Hold Time, Any Input   | 0    |        |      |                        | ns    |

## **DEFINITION OF TERMS:**

SET-UP TIME (t<sub>s</sub>) - is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME  $(t_h)$  - is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME (trec) - is defined as the minimim time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognized and transfer HIGH Data to the Q outputs.



## **AC WAVEFORMS**

Fig. 1 Clock to Output Delays, Count Frequency, and Clock Pulse Width

Other Conditions:

 $\overline{PE} = \overline{MR} (\overline{SR}) = H$ 

CEP = CET = H

Fig. 2 Master Reset to Output Delay, Master Reset Pulse Width, and Master Reset Recovery Time

Other Conditions:  $\overline{PE} = L$  $P_0 = P_1 = P_2 = P_3 = H$ 



The positive TC pulse occurs when the outputs are in the  $(Q_0 \bullet \overline{Q}_1 \bullet \overline{Q}_2 \bullet Q_3)$  state for the LS160/160A and LS162/162A and the  $(Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3)$  state for the LS161/161A and LS163/163A.

Other Conditions: CP = PE = CEP = MR = H

## Fig. 4 Clock to Terminal Count Delays

The positive TC pulse in coincident with the output state  $(Q_0 \bullet \overline{Q_1} \bullet Q_2 \bullet Q_3)$  for the LS160/160A and LS162/162A and  $(Q_0 \bullet Q_1 \bullet Q_2 \bullet Q_3)$  state for the LS161/161A and LS163/163A.

Other Conditions: PE = CEP = CET = MR = H

