

### 28-Pin Flash-Based, 8-Bit CMOS Microcontrollers with LCD Driver with XLP Technology

#### **High-Performance RISC CPU:**

- Only 49 Instructions to Learn:
- All single-cycle instructions except branches
- Operating Speed:
  - DC 32 MHz oscillator/clock input
  - DC 125 ns instruction cycle
- Up to 16K x 14 Words of Flash Program Memory
- Up to 1024 Bytes of Data Memory (RAM)
- Interrupt Capability with Automatic Context Saving
- 16-Level Deep Hardware Stack
- Direct, Indirect and Relative Addressing modes
- Processor Read Access to Program Memory
- Pinout Compatible to other 28-pin PIC16CXXX and PIC16FXXX Microcontrollers

#### **Special Microcontroller Features:**

- Precision Internal Oscillator:
  - Factory calibrated to ±1%, typical
- Software selectable frequency range from 32 MHz to 31 kHz
- · Power-Saving Sleep mode
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR)
  - Selectable between two trip points
  - Disable in Sleep option
- · Multiplexed Master Clear with Pull-up/Input Pin
- Programmable Code Protection
- Wide Operating Voltage Range:
  - 1.8V-5.5V (PIC16F1933)
  - 1.8V-3.6V (PIC16LF1933)

#### PIC16LF1933 Low-Power Features:

- Standby Current:
- 60 nA @ 1.8V, typical
- Operating Current:
   75 μA/MHz, 1.8V, typical
- Timer1 Oscillator Current:
- 600 nA @ 32 kHz, 1.8V, typical
- Low-Power Watchdog Timer Current:
  - 500 nA @ 1.8V, typical

#### **Peripheral Features:**

- Up to 35 I/O Pins and 1 Input-only pin:
  - High-current source/sink for direct LED drive
  - Individually programmable interrupt-on-pin change pins
  - Individually programmable weak pull-ups
- Integrated LCD Controller:
  - Up to 96 segments
  - Variable clock input
  - Contrast control
  - Internal voltage reference selections
- Capacitive Sensing module (mTouch<sup>™</sup>)
  - Up to 16 selectable channels
- · A/D Converter:
  - 10-bit resolution and up to 14 channels
  - Selectable 1.024/2.048/4.096V voltage reference
- Timer0: 8-Bit Timer/Counter with 8-Bit Programmable Prescaler
- Enhanced Timer1
  - Dedicated low-power 32 kHz oscillator driver
  - 16-bit timer/counter with prescaler
  - External Gate Input mode with Toggle and Single Shot modes
  - Interrupt-on-gate completion
- Timer2, 4, 6: 8-Bit Timer/Counter with 8-Bit Period Register, Prescaler and Postscaler
- Two Capture, Compare, PWM modules (CCP)
  - 16-bit Capture, max. resolution 125 ns
  - 16-bit Compare, max. resolution 125 ns
  - 10-bit PWM, max. frequency 31.25 kHz
- Three Enhanced Capture, Compare, PWM modules (ECCP)
  - 3 PWM time-base options
  - Auto-shutdown and auto-restart
  - PWM steering
  - Programmable dead-band delay

### Peripheral Features (Continued):

- Master Synchronous Serial Port (MSSP) with SPI and I<sup>2</sup>C<sup>™</sup> with:
  - 7-bit address masking
  - SMBus/PMBus<sup>™</sup> compatibility
  - Auto-wake-up on start
- Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)
  - RS-232, RS-485 and LIN compatible
- Auto-Baud Detect
- SR Latch (555 Timer):
  - Multiple Set/Reset input options
  - Emulates 555 Timer applications
- 2 Comparators:
  - Rail-to-rail inputs/outputs
  - Power mode control
  - Software enable hysteresis
- Voltage Reference module:
  - Fixed Voltage Reference (FVR) with 1.024V, 2.048V and 4.096V output levels
  - 5-bit rail-to-rail resistive DAC with positive and negative reference selection

### PIC16(L)F193X/194X Family Types

Device	Data Sheet Index	Program Memory Flash (words)	Data EEPROM (bytes)	Data SRAM (bytes)	ا/O's <sup>(2)</sup>	10-bit ADC (ch)	CapSense (ch)	Comparators	Timers (8/16-bit)	EUSART	MSSP (I <sup>2</sup> C <sup>TM</sup> /SPI)	ECCP	ССР	LCD (Com/Seg/Total)	Debug <sup>(1)</sup>	ХГР
PIC16(L)F1933	(1)	4096	256	256	25	11	8	2	4/1	1	1	3	2	4/16/60 <sup>(3)</sup>	I/H	Y
PIC16(L)F1934	(2)	4096	256	256	36	14	16	2	4/1	1	1	3	2	4/24/96	I/H	Y
PIC16(L)F1936	(2)	8192	256	512	25	11	8	2	4/1	1	1	3	2	4/16/60 <sup>(3)</sup>	I/H	Y
PIC16(L)F1937	(2)	8192	256	512	36	14	16	2	4/1	1	1	3	2	4/24/96	I/H	Y
PIC16(L)F1938	(3)	16384	256	1024	25	11	8	2	4/1	1	1	3	2	4/16/60 <sup>(3)</sup>	I/H	Y
PIC16(L)F1939	(3)	16384	256	1024	36	14	16	2	4/1	1	1	3	2	4/24/96	I/H	Y
PIC16(L)F1946	(4)	8192	256	512	54	17	17	3	4/1	2	2	3	2	4/46/184	I	Y
PIC16(L)F1947	(4)	16384	256	1024	54	17	17	3	4/1	2	2	3	2	4/46/184	I	Y

Note 1: I - Debugging, Integrated on Chip; H - Debugging, available using Debug Header.

- **2:** One pin is input-only.
- **3:** COM3 and SEG15 share the same physical pin, therefore SEG15 is not available when using 1/4 multiplex displays.

Data Sheet Index: (Unshaded devices are described in this document.)


- 1: DS41575 PIC16(L)F1933 Data Sheet, 28-Pin Flash, 8-bit Microcontrollers.
- 2: DS41364 PIC16(L)F1934/6/7 Data Sheet, 28/40/44-Pin Flash, 8-bit Microcontrollers.
- 3: DS41574 PIC16(L)F1938/9 Data Sheet, 28/40/44-Pin Flash, 8-bit Microcontrollers.
- 4: DS41414 PIC16(L)F1946/1947 Data Sheet, 64-Pin Flash, 8-bit Microcontrollers.

**Note:** For other small form-factor package availability and marking information, please visit http://www.microchip.com/packaging or contact your local sales office.

#### Pin Diagram – 28-Pin SPDIP/SOIC/SSOP (PIC16F1933, PIC16LF1933)

28-pin SPDIP, SOIC, SSOP VPP/MCLR/RE3 1 RA0 2 RA1 3 RA2 4 RA3 5 RA4 6	28 RB7/ICSPDAT 27 RB6/ICSPCLK 26 RB5 25 RB4 24 RB3 <b>55</b> 55 523 RB2 55 523 RB2 55 523 RB2 55 523 RB2 524 RB1
RA5 7 VSS 8 RA7 9 RA6 10 RC0 11 RC1 12 RC2 13 RC3 14	E8       23       RB2         22       RB1         22       RB1         21       RB0         20       VDD         19       Vss         18       RC7         17       RC6         16       RC5         15       RC4

#### Pin Diagram – 28-Pin QFN/UQFN (PIC16F1933, PIC16LF1933)



TABL	E 1:		28-11	N SUN	IMAR	r (PIC16	F1933,	PIC16L	F1933)						
QI	28-Pin SPDIP/SOIC/SSOP	28-Pin QFN/UQFN	ANSEL	A/D	Cap Sense	Comparator	SR Latch	Timers	ССР	EUSART	dssm	ГСD	Interrupt	Pull-up	Basic
RA0	2	27	Y	AN0	_	C12IN0-/ C2OUT <sup>(1)</sup>	SRNQ <sup>(1)</sup>	_	_	—	SS <sup>(1)</sup>	SEG12	—	—	VCAP <sup>(2)</sup>
RA1	3	28	Y	AN1	_	C12IN1-	—	-		—	—	SEG7	_	—	—
RA2	4	1	Y	AN2/ VREF-		C2IN+/ DACOUT	—	-	-	—	_	COM2	—	_	—
RA3	5	2	Y	AN3/ VREF+		C1IN+	—			—	—	SEG15/ COM3	—	-	—
RA4	6	3	Y	—	CPS6	C10UT	SRQ	T0CKI	CCP5	_	—	SEG4	_	_	—
RA5	7	4	Y	AN4	CPS7	C2OUT <sup>(1)</sup>	SRNQ <sup>(1)</sup>			_	SS <sup>(1)</sup>	SEG5	_	—	VCAP <sup>(2)</sup>
RA6	10	7	_	—	_	_	—	_	_	—	—	SEG1	—	—	OSC2/ CLKOUT VCAP <sup>(2)</sup>
RA7	9	6		—		_	_		ĺ	—	_	SEG2	_	-	OSC1/ CLKIN
RB0	21	18	Y	AN12	CPS0	_	SRI	1	CCP4	—		SEG0	INT/ IOC	Y	—
RB1	22	19	Y	AN10	CPS1	C12IN3-	—	_	P1C	—	_	VLCD1	IOC	Y	—
RB2	23	20	Y	AN8	CPS2	_	_	—	P1B	—	—	VLCD2	IOC	Y	—
RB3	24	21	Y	AN9	CPS3	C12IN2-	—		CCP2 <sup>(1)</sup> / P2A <sup>(1)</sup>	—	—	VLCD3	IOC	Y	—
RB4	25	22	Y	AN11	CPS4	_	_		P1D	—	_	COM0	IOC	Y	—
RB5	26	23	Y	AN13	CPS5	_	_	T1G <sup>(1)</sup>	P2B <sup>(1)</sup> CCP3 <sup>(1)</sup> / P3A <sup>(1)</sup>	—	—	COM1	IOC	Y	-
RB6	27	24	l	_		_	_	1		—	_	SEG14	IOC	Y	ICSPCLK/ ICDCLK
RB7	28	25		—		_	_	1		—	_	SEG13	IOC	Y	ICSPDAT/ ICDDAT
RC0	11	8		—		—	—	T1OSO/ T1CKI	P2B <sup>(1)</sup>	—	—	_	—	—	—
RC1	12	9		_		—	—	T10SI	CCP2 <sup>(1)</sup> / P2A <sup>(1)</sup>	—	—	_	—	—	—
RC2	13	10	l	_		_	_		CCP1/ P1A	—	_	SEG3	_	_	—
RC3	14	11	_	_	_	_	_	_	_	_	SCK/SCL	SEG6	_	_	—
RC4	15	12	_	_	_	_	—	T1G <sup>(1)</sup>		_	SDI/SDA	SEG11	_		—
RC5	16	13			_	—	—	_		_	SDO	SEG10	—	_	—
RC6	17	14	_	—	_	—	—	_	CCP3 <sup>(1)</sup> P3A <sup>(1)</sup>	TX/CK	—	SEG9	—	_	—
RC7	18	15	_	_	_	_	—	_	P3B	RX/DT	_	SEG8	_	_	
RE3	1	26	_	_	_	_	_	_	_	_	_	_	_	Y	MCLR/VPP
VDD	20	17	—	_		—	—	—	—		_	_		—	Vdd
Vss	8, 19	5,16	_	-	_	—	—	_	_	_	—	—	—	—	Vss

#### TABLE 1: 28-PIN SUMMARY (PIC16F1933, PIC16LF1933)

**Note 1:** Pin functions can be moved using the APFCON register.

#### **Table of Contents**

1.0	Device Overview	7
2.0	Enhanced Mid-Range CPU	13
3.0	Memory Organization	15
4.0	Device Configuration	45
5.0	Oscillator Module (With Fail-Safe Clock Monitor)	51
6.0	Resets	69
7.0	Interrupts	
8.0	Low Dropout (LDO) Voltage Regulator	
9.0	Power-Down Mode (Sleep)	
10.0	Watchdog Timer (WDT)	
11.0	Data EEPROM and Flash Program Memory Control	
12.0	I/O Ports	113
13.0	Interrupt-On-Change	
14.0	Fixed Voltage Reference	
	Analog-to-Digital Converter (ADC) Module	
16.0	Temperature Indicator Module	
17.0	Digital-to-Analog Converter (DAC) Module	153
	Comparator Module	
19.0	SR Latch	167
	Timer0 Module	
21.0	Timer1 Module with Gate Control	175
	Capture/Compare/PWM Modules (ECCP1, ECCP2, ECCP3, CCP4, CCP5)	
	Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART)	
	Capacitive Sensing Module	
	Liquid Crystal Display (LCD) Driver Module	
28.0		
29.0	Instruction Set Summary	
30.0	Electrical Specifications	
	DC and AC Characteristics Graphs and Charts	
	Development Support	
	Packaging Information	
Appe	ndix A: Data Sheet Revision History	449
	ndix B: Migrating From Other PIC <sup>®</sup> Devices	
	(	
	Nicrochip Web Site	
	omer Change Notification Service	
	omer Support	
	er Response	
Produ	uct Identification System	461

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.


### 1.0 DEVICE OVERVIEW


The PIC16(L)F1933 are described within this data sheet. They are available in 28-pin packages. Figure 1-1 shows a block diagram of the PIC16(L)F1933 devices. Table 1-2 shows the pinout descriptions.

Reference Table 1-1 for peripherals available per device.

TABLE 1-1:DEVICE PERIPHERALSUMMARY

Peripheral		PIC16F1933	PIC16LF1933
ADC		•	•
Capacitive Sensing Mod	dule	•	•
Digital-to-Analog Conve	erter (DAC)	•	•
EUSART		•	•
Fixed Voltage Referenc	e (FVR)	•	•
LCD		•	•
SR Latch	•	•	
Temperature Indicator		•	•
Capture/Compare/PWN			
	ECCP1	•	•
	ECCP2	•	•
	ECCP3	•	•
	CCP4	•	•
	CCP5	•	•
Comparators			
	C1	•	•
	C2	•	•
Master Synchronous Se			
	MSSP1	•	•
Timers			
	Timer0	•	•
	Timer1	•	•
	Timer2	•	•
	Timer4	•	•
	Timer6	٠	•





Name	Function	Input Type	Output Type	Description
RA0/AN0/C12IN0-/C2OUT <sup>(1)</sup> /	RA0	TTL	CMOS	General purpose I/O.
SRNQ <sup>(1)</sup> / <del>SS<sup>(1)</sup>/VCAP<sup>(2)</sup>/SEG12</del>	AN0	AN		A/D Channel input.
	C12IN0-	AN		Comparator negative input.
	C2OUT	_	CMOS	Comparator output.
	SRNQ	_	CMOS	SR latch inverting output.
	SS	ST		Slave Select input.
	VCAP	Power	Power	Filter capacitor for Voltage Regulator (PIC16F1933 only).
	SEG12	_	AN	LCD Analog output.
RA1/AN1/C12IN1-/SEG7	RA1	TTL	CMOS	General purpose I/O.
	AN1	AN	_	A/D Channel input.
	C12IN1-	AN		Comparator negative input.
	SEG7	_	AN	LCD Analog output.
RA2/AN2/C2IN+/VREF-/	RA2	TTL	CMOS	General purpose I/O.
DACOUT/COM2	AN2	AN	_	A/D Channel input.
	C2IN+	AN		Comparator positive input.
	VREF-	AN	_	A/D Negative Voltage Reference input.
	DACOUT		AN	Voltage Reference output.
	COM2		AN	LCD Analog output.
RA3/AN3/C1IN+/VREF+/	RA3	TTL	CMOS	General purpose I/O.
COM3/SEG15	AN3	AN	_	A/D Channel input.
	C1IN+	AN		Comparator positive input.
	VREF+	AN	_	A/D Voltage Reference input.
	COM3		AN	LCD Analog output.
	SEG15		AN	LCD Analog output.
RA4/C1OUT/CPS6/T0CKI/SRQ/	RA4	TTL	CMOS	General purpose I/O.
CCP5/SEG4	C10UT		CMOS	Comparator output.
	CPS6	AN	_	Capacitive sensing input.
	TOCKI	ST	_	Timer0 clock input.
	SRQ	_	CMOS	SR latch non-inverting output.
	CCP5	ST	CMOS	Capture/Compare/PWM.
	SEG4	_	AN	LCD Analog output.
RA5/AN4/C2OUT <sup>(1)</sup> /CPS7/	RA5	TTL	CMOS	General purpose I/O.
SRNQ <sup>(1)</sup> / <del>SS<sup>(1)</sup>/VCAP<sup>(2)</sup>/SEG5</del>	AN4	AN	_	A/D Channel input.
	C2OUT	_	CMOS	Comparator output.
	CPS7	AN	—	Capacitive sensing input.
	SRNQ	_	CMOS	SR latch inverting output.
	SS	ST	—	Slave Select input.
	VCAP	Power	Power	Filter capacitor for Voltage Regulator (PIC16F1933 only).
	SEG5	_	AN	LCD Analog output.

**TABLE 1-2:** PIC16(L)F1933 PINOUT DESCRIPTION

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels  $I^2C^{TM}$  = Schmitt Trigger input with  $I^2C$ HV = High Voltage XTAL = Crystal levels

**Note 1:** Pin function is selectable via the APFCON register.

#### **TABLE 1-2:** PIC16(L)F1933 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description
RA6/OSC2/CLKOUT/VCAP <sup>(2)</sup> /	RA6	TTL	CMOS	General purpose I/O.
SEG1	OSC2	_	XTAL	Crystal/Resonator (LP, XT, HS modes).
	CLKOUT	_	CMOS	Fosc/4 output.
	VCAP	Power	Power	Filter capacitor for Voltage Regulator (PIC16F1933 only).
	SEG1	_	AN	LCD Analog output.
RA7/OSC1/CLKIN/SEG2	RA7	TTL	CMOS	General purpose I/O.
	OSC1	XTAL		Crystal/Resonator (LP, XT, HS modes).
	CLKIN	CMOS	_	External clock input (EC mode).
	SEG2		AN	LCD Analog output.
RB0/AN12/CPS0/CCP4/SRI/INT/ SEG0	RB0	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	AN12	AN	—	A/D Channel input.
	CPS0	AN	—	Capacitive sensing input.
	CCP4	ST	CMOS	Capture/Compare/PWM.
	SRI	_	ST	SR latch input.
	INT	ST		External interrupt.
	SEG0		AN	LCD analog output.
RB1/AN10/C12IN3-/CPS1/P1C/ VLCD1	RB1	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	AN10	AN	_	A/D Channel input.
	C12IN3-	AN	_	Comparator negative input.
	CPS1	AN	_	Capacitive sensing input.
	P1C	_	CMOS	PWM output.
	VLCD1	AN	_	LCD analog input.
RB2/AN8/CPS2/P1B/VLCD2	RB2	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	AN8	AN	_	A/D Channel input.
	CPS2	AN	_	Capacitive sensing input.
	P1B	_	CMOS	PWM output.
	VLCD2	AN	_	LCD analog input.
RB3/AN9/C12IN2-/CPS3/ CCP2 <sup>(1)</sup> /P2A <sup>(1)</sup> /VLCD3	RB3	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	AN9	AN	_	A/D Channel input.
	C12IN2-	AN		Comparator negative input.
	CPS3	AN	_	Capacitive sensing input.
	CCP2	ST	CMOS	Capture/Compare/PWM.
	P2A	_	CMOS	PWM output.
	VLCD3	AN	_	LCD analog input.
RB4/AN11/CPS4/P1D/COM0	RB4	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	AN11	AN	—	A/D Channel input.
	CPS4	AN	_	Capacitive sensing input.
	P1D	_	CMOS	PWM output.
	COM0		AN	LCD Analog output.

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels  $I^2C^{TM}$  = Schmitt Trigger input with  $I^2C$ HV = High Voltage XTAL = Crystal

levels

Note 1: Pin function is selectable via the APFCON register.

Name	Function	Input Type	Output Type	Description
RB5/AN13/CPS5/P2B/CCP3 <sup>(1)</sup> / P3A <sup>(1)</sup> /T1G <sup>(1)</sup> /COM1	RB5	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	AN13	AN	—	A/D Channel input.
	CPS5	AN	_	Capacitive sensing input.
	P2B	_	CMOS	PWM output.
	CCP3	ST	CMOS	Capture/Compare/PWM.
	P3A	_	CMOS	PWM output.
	T1G	ST	—	Timer1 gate input.
	COM1	_	AN	LCD Analog output.
RB6/ICSPCLK/ICDCLK/SEG14	RB6	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	ICSPCLK	ST	_	Serial Programming Clock.
	ICDCLK	ST	_	In-Circuit Debug Clock.
	SEG14	_	AN	LCD Analog output.
RB7/ICSPDAT/ICDDAT/SEG13	RB7	TTL	CMOS	General purpose I/O. Individually controlled interrupt-on-change Individually enabled pull-up.
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.
	ICDDAT	ST	CMOS	In-Circuit Data I/O.
	SEG13	_	AN	LCD Analog output.
RC0/T1OSO/T1CKI/P2B <sup>(1)</sup>	RC0	ST	CMOS	General purpose I/O.
	T10SO	XTAL	XTAL	Timer1 oscillator connection.
	T1CKI	ST	—	Timer1 clock input.
	P2B		CMOS	PWM output.
RC1/T1OSI/CCP2 <sup>(1)</sup> /P2A <sup>(1)</sup>	RC1	ST	CMOS	General purpose I/O.
	T10SI	XTAL	XTAL	Timer1 oscillator connection.
	CCP2	ST	CMOS	Capture/Compare/PWM.
	P2A	_	CMOS	PWM output.
RC2/CCP1/P1A/SEG3	RC2	ST	CMOS	General purpose I/O.
	CCP1	ST	CMOS	Capture/Compare/PWM.
	P1A	_	CMOS	PWM output.
	SEG3	_	AN	LCD Analog output.
RC3/SCK/SCL/SEG6	RC3	ST	CMOS	General purpose I/O.
	SCK	ST	CMOS	SPI clock.
	SCL	l <sup>2</sup> C	OD	I <sup>2</sup> C <sup>™</sup> clock.
	SEG6	_	AN	LCD Analog output.
RC4/SDI/SDA/T1G <sup>(1)</sup> /SEG11	RC4	ST	CMOS	General purpose I/O.
	SDI	ST	—	SPI data input.
	SDA	l <sup>2</sup> C	OD	I <sup>2</sup> C™ data input/output.
	T1G	ST	_	Timer1 gate input.
	SEG11	_	AN	LCD Analog output.
RC5/SDO/SEG10	RC5	ST	CMOS	General purpose I/O.
	SDO	—	CMOS	SPI data output.
	SEG10		AN	LCD Analog output.

**TABLE 1-2:** PIC16(L)F1933 PINOUT DESCRIPTION (CONTINUED)

Note 1: Pin function is selectable via the APFCON register.

<b>TABLE 1-2:</b>	PIC16(L)F1933 PINOUT DESCRIPTION (CONTINUED)
-------------------	--

Name	Function	Input Type	Output Type	Description
RC6/TX/CK/CCP3/P3A/SEG9	RC6	ST	CMOS	General purpose I/O.
	TX	_	CMOS	USART asynchronous transmit.
	СК	ST	CMOS	USART synchronous clock.
	CCP3	ST	CMOS	Capture/Compare/PWM.
	P3A	_	CMOS	PWM output.
	SEG9	_	AN	LCD Analog output.
RC7/RX/DT/P3B/SEG8	RC7	ST	CMOS	General purpose I/O.
	RX	ST	_	USART asynchronous input.
	DT	ST	CMOS	USART synchronous data.
	P3B	_	CMOS	PWM output.
	SEG8	_	AN	LCD Analog output.
RE3/MCLR/VPP	RE3	TTL	_	General purpose input.
	MCLR	ST	_	Master Clear with internal pull-up.
	VPP	HV	_	Programming voltage.
VDD	Vdd	Power	_	Positive supply.
Vss	Vss	Power	_	Ground reference.

Legend: AN = Analog input or output CMOS = CMOS compatible input or output

OD = Open Drain TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I<sup>2</sup>C<sup>™</sup> = Schmitt Trigger input with I<sup>2</sup>C HV = High Voltage XTAL = Crystal levels

Note 1: Pin function is selectable via the APFCON register.

### 2.0 ENHANCED MID-RANGE CPU

This family of devices contain an enhanced mid-range 8-bit CPU core. The CPU has 49 instructions. Interrupt capability includes automatic context saving. The hardware stack is 16 levels deep and has Overflow and Underflow Reset capability. Direct, Indirect, and Relative addressing modes are available. Two File Select Registers (FSRs) provide the ability to read program and data memory.

- Automatic Interrupt Context Saving
- 16-level Stack with Overflow and Underflow
- File Select Registers
- Instruction Set

#### 2.1 Automatic Interrupt Context Saving

During interrupts, certain registers are automatically saved in shadow registers and restored when returning from the interrupt. This saves stack space and user code. See **Section 7.5 "Automatic Context Saving"**, for more information.

#### 2.2 16-level Stack with Overflow and Underflow

These devices have an external stack memory 15 bits wide and 16 words deep. A Stack Overflow or Underflow will set the appropriate bit (STKOVF or STKUNF) in the PCON register, and if enabled will cause a software Reset. See section **Section 3.5** "**Stack**" for more details.


#### 2.3 File Select Registers

There are two 16-bit File Select Registers (FSR). FSRs can access all file registers and program memory, which allows one Data Pointer for all memory. When an FSR points to program memory, there is one additional instruction cycle in instructions using INDF to allow the data to be fetched. General purpose memory can now also be addressed linearly, providing the ability to access contiguous data larger than 80 bytes. There are also new instructions to support the FSRs. See **Section 3.6 "Indirect Addressing**" for more details.

#### 2.4 Instruction Set

There are 49 instructions for the enhanced mid-range CPU to support the features of the CPU. See **Section 29.0 "Instruction Set Summary"** for more details.





### 3.0 MEMORY ORGANIZATION

These devices contain the following types of memory:

- Program Memory
  - Configuration Words
  - Device ID
  - User ID
  - Flash Program Memory
- Data Memory
  - Core Registers
  - Special Function Registers
  - General Purpose RAM
  - Common RAM
- Data EEPROM memory<sup>(1)</sup>

Note 1: The Data EEPROM Memory and the method to access Flash memory through the EECON registers is described in Section 11.0 "Data EEPROM and Flash Program Memory Control". The following features are associated with access and control of program memory and data memory:

- PCL and PCLATH
- Stack
- Indirect Addressing

### 3.1 Program Memory Organization

The enhanced mid-range core has a 15-bit program counter capable of addressing a  $32K \times 14$  program memory space. Table 3-1 shows the memory sizes implemented for the PIC16(L)F1933 family. Accessing a location above these boundaries will cause a wrap-around within the implemented memory space. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figure 3-1).

#### TABLE 3-1:DEVICE SIZES AND ADDRESSES

Device	Program Memory Space (Words)	Last Program Memory Address
PIC16(L)F1933	4,096	0FFFh

#### FIGURE 3-1: PROGRAM MEMORY MAP AND STACK FOR 4 KW PARTS

		7
	PC<14:0>	]
CALI RETURI Interrup	N, RETLW	
	Stack Level 0	
	Stack Level 1	
	•	
	Stack Level 15	
		<b>1</b>
	Reset Vector	0000h
	•	
6	Interrupt Vector	0004h
	<b>D</b>	0005h
On-chip	Page 0	07FFh
Program <		0800h
Memory	Page 1	000011
		0FFFh
	Rollover to Page 0	1000h
	:	
	Rollover to Page 1	7FFFh

### 3.1.1 READING PROGRAM MEMORY AS DATA

There are two methods of accessing constants in program memory. The first method is to use tables of RETLW instructions. The second method is to set an FSR to point to the program memory.

#### 3.1.1.1 RETLW Instruction

The RETLW instruction can be used to provide access to tables of constants. The recommended way to create such a table is shown in Example 3-1.

EXAMPLE 3-1:	RETLW INSTRUCTION
EVAINILE 2-1.	RETLW INSTRUCTION

constants	
BRW	;Add Index in W to
	;program counter to
	;select data
RETLW DATA0	;Index0 data
RETLW DATA1	;Index1 data
RETLW DATA2	
RETLW DATA3	
my_function	
; LOTS OF CODE	
MOVLW DATA_I	NDEX
call constants	
; THE CONSTANT IS	S IN W

The BRW instruction makes this type of table very simple to implement. If your code must remain portable with previous generations of microcontrollers, then the BRW instruction is not available so the older table read method must be used.

#### 3.1.1.2 Indirect Read with FSR

The program memory can be accessed as data by setting bit 7 of the FSRxH register and reading the matching INDFx register. The MOVIW instruction will place the lower eight bits of the addressed word in the W register. Writes to the program memory cannot be performed via the INDF registers. Instructions that access the program memory via the FSR require one extra instruction cycle to complete. Example 3-2 demonstrates accessing the program memory via an FSR.

The HIGH directive will set bit<7> if a label points to a location in program memory.

#### EXAMPLE 3-2: ACCESSING PROGRAM MEMORY VIA FSR

constants			
RETLW	DATAO	;Index0	data
RETLW	DATA1	;Index1	data
RETLW	DATA2		
RETLW	data3		
my_functi	on		
; LO'	TS OF CODE		
MOVLW	LOW const	tants	
MOVWF	FSR1L		
MOVLW	HIGH cons	stants	
MOVWF	FSR1H		
MOVIW	0[FSR1]		
;THE PROG	RAM MEMORY	IS IN W	

### 3.2 Data Memory Organization

The data memory is partitioned in 32 memory banks with 128 bytes in a bank. Each bank consists of (Figure 3-2):

- 12 core registers
- 20 Special Function Registers (SFR)
- Up to 80 bytes of General Purpose RAM (GPR)
- 16 bytes of common RAM

The active bank is selected by writing the bank number into the Bank Select Register (BSR). Unimplemented memory will read as '0'. All data memory can be accessed either directly (via instructions that use the file registers) or indirectly via the two File Select Registers (FSR). See Section 3.6 "Indirect Addressing" for more information.

#### 3.2.1 CORE REGISTERS

The core registers contain the registers that directly affect the basic operation of the PIC16(L)F1933. These registers are listed below:

- INDF0
- INDF1
- PCL
- STATUS
- FSR0 Low
- FSR0 High
- FSR1 Low
- FSR1 High
- BSR
- WREG
- PCLATH
- INTCON

Note: The core registers are the first 12 addresses of every data memory bank.

#### 3.2.1.1 STATUS Register

The STATUS register, shown in Register 3-1, contains:

- the arithmetic status of the ALU
- · the Reset status

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

#### 3.3 Register Definitions: Status

**REGISTER 3-1:** STATUS: STATUS REGISTER

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u u1uu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits (Refer to Section 29.0 "Instruction Set Summary").

**Note 1:** The <u>C</u> and <u>DC</u> bits operate as Borrow and Digit Borrow out bits, respectively, in subtraction.

U-0	U-0	U-0	R-1/q	R-1/q	R/W-0/u	R/W-0/u	R/W-0/u			
—	_	—	TO	PD	Z	DC <sup>(1)</sup>	C <sup>(1)</sup>			
bit 7							bit 0			
Legend:										
R = Readable b	oit	W = Writable I	bit	U = Unimplemented bit, read as '0'						
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Va						R/Value at all o	ther Resets			
'1' = Bit is set		'0' = Bit is clea	ared	q = Value depends on condition						

bit 7-5	Unimplemented: Read as '0'
bit 4	TO: Time-Out bit
	1 = After power-up, CLRWDT instruction or SLEEP instruction 0 = A WDT time-out occurred
bit 3	PD: Power-Down bit
	<ul> <li>1 = After power-up or by the CLRWDT instruction</li> <li>0 = By execution of the SLEEP instruction</li> </ul>
bit 2	Z: Zero bit
	<ul> <li>1 = The result of an arithmetic or logic operation is zero</li> <li>0 = The result of an arithmetic or logic operation is not zero</li> </ul>
bit 1	DC: Digit Carry/Digit Borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) <sup>(1)</sup>
	<ul> <li>1 = A carry-out from the 4th low-order bit of the result occurred</li> <li>0 = No carry-out from the 4th low-order bit of the result</li> </ul>
bit 0	C: Carry/Borrow bit <sup>(1)</sup> (ADDWF, ADDLW, SUBLW, SUBWF instructions) <sup>(1)</sup>
	<ul> <li>1 = A carry-out from the Most Significant bit of the result occurred</li> <li>0 = No carry-out from the Most Significant bit of the result occurred</li> </ul>
Note 1:	For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the

**Note 1:** For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high-order or low-order bit of the source register.

#### 3.3.1 SPECIAL FUNCTION REGISTER

The Special Function Registers (SFRs) are registers used by the application to control the desired operation of peripheral functions in the device. The Special Function Registers occupy the 20 bytes after the core registers of every data memory bank (addresses x0Ch/x8Ch through x1Fh/x9Fh). The registers associated with the operation of the peripherals are described in the appropriate peripheral chapter of this data sheet.

#### 3.3.2 GENERAL PURPOSE RAM

There are up to 80 bytes of GPR in each data memory bank.


#### 3.3.2.1 Linear Access to GPR

The general purpose RAM can be accessed in a non-banked method via the FSRs. This can simplify access to large memory structures. See Section 3.6.2 "Linear Data Memory" for more information.

#### 3.3.3 COMMON RAM

There are 16 bytes of common RAM accessible from all banks.

#### FIGURE 3-2: BANKED MEMORY PARTITIONING



#### 3.3.4 DEVICE MEMORY MAPS

The memory maps for the device family are as shown in Table 3-2.

#### TABLE 3-2: MEMORY MAP TABLES

Device	Banks	Table No.
PIC16F1933	0-7	Table 3-3
PIC16LF1933	8-15	Table 3-4, Table 3-7
	16-23	Table 3-5
	23-31	Table 3-6, Table 3-8

#### TABLE 3-3: PIC16(L)F1933 MEMORY MAP, BANKS 0-7

	BANK 0	``	, BANK 1		BANK 2		BANK 3		BANK 4		BANK 5		BANK 6		BANK 7
000h	INDF0	080h	INDF0	100h	INDF0	180h	INDF0	200h	INDF0	280h	INDF0	300h	INDF0	380h	INDF0
001h	INDF1	081h	INDF1	101h	INDF1	181h	INDF1	201h	INDF1	281h	INDF1	301h	INDF1	381h	INDF1
002h	PCL	082h	PCL	102h	PCL	182h	PCL	202h	PCL	282h	PCL	302h	PCL	382h	PCL
003h	STATUS	083h	STATUS	103h	STATUS	183h	STATUS	203h	STATUS	283h	STATUS	303h	STATUS	383h	STATUS
004h	FSR0L	084h	FSR0L	104h	FSR0L	184h	FSR0L	204h	FSR0L	284h	FSR0L	304h	FSR0L	384h	FSR0L
005h	FSR0H	085h	FSR0H	105h	FSR0H	185h	FSR0H	205h	FSR0H	285h	FSR0H	305h	FSR0H	385h	FSR0H
006h	FSR1L	086h	FSR1L	106h	FSR1L	186h	FSR1L	206h	FSR1L	286h	FSR1L	306h	FSR1L	386h	FSR1L
007h	FSR1H	087h	FSR1H	107h	FSR1H	187h	FSR1H	207h	FSR1H	287h	FSR1H	307h	FSR1H	387h	FSR1H
008h	BSR	088h	BSR	108h	BSR	188h	BSR	208h	BSR	288h	BSR	308h	BSR	388h	BSR
009h	WREG	089h	WREG	109h	WREG	189h	WREG	209h	WREG	289h	WREG	309h	WREG	389h	WREG
00Ah	PCLATH	08Ah	PCLATH	10Ah	PCLATH	18Ah	PCLATH	20Ah	PCLATH	28Ah	PCLATH	30Ah	PCLATH	38Ah	PCLATH
00Bh	INTCON	08Bh	INTCON	10Bh	INTCON	18Bh	INTCON	20Bh	INTCON	28Bh	INTCON	30Bh	INTCON	38Bh	INTCON
00Ch	PORTA	08Ch	TRISA	10Ch	LATA	18Ch	ANSELA	20Ch	—	28Ch	—	30Ch	—	38Ch	—
00Dh	PORTB	08Dh	TRISB	10Dh	LATB	18Dh	ANSELB	20Dh	WPUB	28Dh	—	30Dh	_	38Dh	—
00Eh	PORTC	08Eh	TRISC	10Eh	LATC	18Eh	—	20Eh		28Eh	—	30Eh	—	38Eh	—
00Fh		08Fh	—	10Fh	_	18Fh	—	20Fh		28Fh	—	30Fh	—	38Fh	—
010h	PORTE	090h	TRISE	110h	—	190h	—	210h	WPUE	290h	—	310h	—	390h	—
011h	PIR1	091h	PIE1	111h	CM1CON0	191h	EEADRL	211h	SSPBUF	291h	CCPR1L	311h	CCPR3L	391h	—
012h	PIR2	092h	PIE2	112h	CM1CON1	192h	EEADRH	212h	SSPADD	292h	CCPR1H	312h	CCPR3H	392h	
013h	PIR3	093h	PIE3	113h	CM2CON0	193h	EEDATL	213h	SSPMSK	293h	CCP1CON	313h	CCP3CON	393h	—
014h		094h	—	114h	CM2CON1	194h	EEDATH	214h	SSPSTAT	294h	PWM1CON	314h	PWM3CON	394h	IOCBP
015h	TMR0	095h	OPTION_REG	115h	CMOUT	195h	EECON1	215h	SSPCON1	295h	CCP1AS	315h	CCP3AS	395h	IOCBN
016h	TMR1L	096h	PCON	116h	BORCON	196h	EECON2	216h	SSPCON2	296h	PSTR1CON	316h	PSTR3CON	396h	IOCBF
017h	TMR1H	097h	WDTCON	117h	FVRCON	197h	—	217h	SSPCON3	297h	—	317h	—	397h	—
018h	T1CON	098h	OSCTUNE	118h	DACCON0	198h	—	218h	—	298h	CCPR2L	318h	CCPR4L	398h	—
019h	T1GCON	099h	OSCCON	119h	DACCON1	199h	RCREG	219h		299h	CCPR2H	319h	CCPR4H	399h	—
01Ah	TMR2	09Ah	OSCSTAT	11Ah	SRCON0	19Ah	TXREG	21Ah		29Ah	CCP2CON	31Ah	CCP4CON	39Ah	—
01Bh	PR2	09Bh	ADRESL	11Bh	SRCON1	19Bh	SPBRGL	21Bh	_	29Bh	PWM2CON	31Bh	—	39Bh	—
01Ch	T2CON	09Ch	ADRESH	11Ch	_	19Ch	SPBRGH	21Ch	—	29Ch	CCP2AS	31Ch	CCPR5L	39Ch	—
01Dh	_	09Dh	ADCON0	11Dh	APFCON	19Dh	RCSTA	21Dh		29Dh	PSTR2CON	31Dh	CCPR5H	39Dh	—
01Eh	CPSCON0	09Eh	ADCON1	11Eh	_	19Eh	TXSTA	21Eh		29Eh	CCPTMRS0	31Eh	CCP5CON	39Eh	—
01Fh	CPSCON1	09Fh	—	11Fh	_	19Fh	BAUDCTR	21Fh	_	29Fh	CCPTMRS1	31Fh	_	39Fh	—
020h		0A0h		120h		1A0h		220h		2A0h		320h		3A0h	
	General Purpose Register 80 Bytes		General Purpose Register 80 Bytes		General Purpose Register 80 Bytes		Unimplemented Read as '0'								
06Fh		0EFh		16Fh		1EFh		26Fh		2EFh		36Fh		3EFh	
070h		0F0h		170h		1F0h		270h		2F0h		370h		3F0h	
	Common RAM		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh)		Accesses 70h – 7Fh						
07Fh		0FFh		17Fh		1FFh		27Fh		2FFh		37Fh		3FFh	

#### TABLE 3-4: PIC16(L)F1933 MEMORY MAP, BANKS 8-15

	BANK 8		BANK 9		BANK 10		BANK 11		BANK 12		BANK 13		BANK 14		BANK 15
400h	INDF0	480h	INDF0	500h	INDF0	580h	INDF0	600h	INDF0	680h	INDF0	700h	INDF0	780h	INDF0
401h	INDF1	481h	INDF1	501h	INDF1	581h	INDF1	601h	INDF1	681h	INDF1	701h	INDF1	781h	INDF1
402h	PCL	482h	PCL	502h	PCL	582h	PCL	602h	PCL	682h	PCL	702h	PCL	782h	PCL
403h	STATUS	483h	STATUS	503h	STATUS	583h	STATUS	603h	STATUS	683h	STATUS	703h	STATUS	783h	STATUS
404h	FSR0L	484h	FSR0L	504h	FSR0L	584h	FSR0L	604h	FSR0L	684h	FSR0L	704h	FSR0L	784h	FSR0L
405h	FSR0H	485h	FSR0H	505h	FSR0H	585h	FSR0H	605h	FSR0H	685h	FSR0H	705h	FSR0H	785h	FSR0H
406h	FSR1L	486h	FSR1L	506h	FSR1L	586h	FSR1L	606h	FSR1L	686h	FSR1L	706h	FSR1L	786h	FSR1L
407h	FSR1H	487h	FSR1H	507h	FSR1H	587h	FSR1H	607h	FSR1H	687h	FSR1H	707h	FSR1H	787h	FSR1H
408h	BSR	488h	BSR	508h	BSR	588h	BSR	608h	BSR	688h	BSR	708h	BSR	788h	BSR
409h	WREG	489h	WREG	509h	WREG	589h	WREG	609h	WREG	689h	WREG	709h	WREG	789h	WREG
40Ah	PCLATH	48Ah	PCLATH	50Ah	PCLATH	58Ah	PCLATH	60Ah	PCLATH	68Ah	PCLATH	70Ah	PCLATH	78Ah	PCLATH
40Bh	INTCON	48Bh	INTCON	50Bh	INTCON	58Bh	INTCON	60Bh	INTCON	68Bh	INTCON	70Bh	INTCON	78Bh	INTCON
40Ch	—	48Ch	—	50Ch		58Ch		60Ch		68Ch	—	70Ch		78Ch	_
40Dh	—	48Dh	—	50Dh	—	58Dh	—	60Dh	—	68Dh	—	70Dh	_	78Dh	—
40Eh	—	48Eh	—	50Eh		58Eh		60Eh		68Eh	—	70Eh	_	78Eh	—
40Fh	—	48Fh	—	50Fh	—	58Fh	—	60Fh	—	68Fh	—	70Fh	—	78Fh	—
410h	—	490h	—	510h	—	590h	—	610h	—	690h	—	710h	—	790h	—
411h	—	491h	—	511h	—	591h	—	611h	—	691h	—	711h	_	791h	
412h	—	492h	—	512h	_	592h		612h		692h	—	712h		792h	
413h	_	493h	_	513h		593h		613h		693h		713h	_	793h	
414h	—	494h	_	514h	_	594h		614h		694h		714h	_	794h	
415h	TMR4	495h	—	515h		595h		615h		695h		715h		795h	
416h	PR4	496h	—	516h		596h		616h		696h	_	716h		796h	
417h	T4CON	497h	—	517h	—	597h	_	617h		697h	_	717h	_	797h	
418h	—	498h	—	518h	—	598h		618h	—	698h	—	718h	_	798h	
419h	_	499h	—	519h	—	599h	_	619h	_	699h	_	719h	_	799h	
41Ah	_	49Ah		51Ah	—	59Ah		61Ah		69Ah		71Ah		79Ah	
41Bh	—	49Bh	—	51Bh	—	59Bh		61Bh		69Bh		71Bh	_	79Bh	See Table 3-7
41Ch	TMR6	49Ch		51Ch		59Ch		61Ch		69Ch		71Ch		79Ch	
41Dh	PR6	49Dh	—	51Dh	—	59Dh	_	61Dh	_	69Dh	—	71Dh	_	79Dh	
41Eh	T6CON	49Eh		51Eh		59Eh		61Eh		69Eh		71Eh		79Eh	
41Fh	_	49Fh	—	51Fh	—	59Fh		61Fh		69Fh		71Fh	_	79Fh	
420h		4A0h		520h		5A0h		620h		6A0h		720h		7A0h	
	Unimplemented Read as '0'														
46Fh		4EFh		56Fh		5EFh		66Fh		6EFh		76Fh		7EFh	
470h		4F0h		570h		5F0h		670h		6F0h		770h		7F0h	
	Accesses 70h – 7Fh		Accesses 70h – 7Fh												
47Fh		4FFh		57Fh		5FFh		67Fh		6FFh		77Fh		7FFh	

#### TABLE 3-5: PIC16(L)F1933 MEMORY MAP, BANKS 16-23

	BANK 16		BANK 17		BANK 18		BANK 19		BANK 20		BANK 21		BANK 22		BANK 23
800h	INDF0	880h	INDF0	900h	INDF0	980h	INDF0	A00h	INDF0	A80h	INDF0	B00h	INDF0	B80h	INDF0
801h	INDF1	881h	INDF1	901h	INDF1	981h	INDF1	A01h	INDF1	A81h	INDF1	B01h	INDF1	B81h	INDF1
802h	PCL	882h	PCL	902h	PCL	982h	PCL	A02h	PCL	A82h	PCL	B02h	PCL	B82h	PCL
803h	STATUS	883h	STATUS	903h	STATUS	983h	STATUS	A03h	STATUS	A83h	STATUS	B03h	STATUS	B83h	STATUS
804h	FSR0L	884h	FSR0L	904h	FSR0L	984h	FSR0L	A04h	FSR0L	A84h	FSR0L	B04h	FSR0L	B84h	FSR0L
805h	FSR0H	885h	FSR0H	905h	FSR0H	985h	FSR0H	A05h	FSR0H	A85h	FSR0H	B05h	FSR0H	B85h	FSR0H
806h	FSR1L	886h	FSR1L	906h	FSR1L	986h	FSR1L	A06h	FSR1L	A86h	FSR1L	B06h	FSR1L	B86h	FSR1L
807h	FSR1H	887h	FSR1H	907h	FSR1H	987h	FSR1H	A07h	FSR1H	A87h	FSR1H	B07h	FSR1H	B87h	FSR1H
808h	BSR	888h	BSR	908h	BSR	988h	BSR	A08h	BSR	A88h	BSR	B08h	BSR	B88h	BSR
809h	WREG	889h	WREG	909h	WREG	989h	WREG	A09h	WREG	A89h	WREG	B09h	WREG	B89h	WREG
80Ah	PCLATH	88Ah	PCLATH	90Ah	PCLATH	98Ah	PCLATH	A0Ah	PCLATH	A8Ah	PCLATH	B0Ah	PCLATH	B8Ah	PCLATH
80Bh	INTCON	88Bh	INTCON	90Bh	INTCON	98Bh	INTCON	A0Bh	INTCON	A8Bh	INTCON	B0Bh	INTCON	B8Bh	INTCON
80Ch	—	88Ch	—	90Ch	—	98Ch	_	A0Ch	—	A8Ch	_	B0Ch	_	B8Ch	—
80Dh	—	88Dh	—	90Dh	—	98Dh	—	A0Dh	—	A8Dh	—	B0Dh	—	B8Dh	—
80Eh	_	88Eh	—	90Eh	—	98Eh	_	A0Eh	—	A8Eh	_	B0Eh	—	B8Eh	_
80Fh	—	88Fh	—	90Fh	—	98Fh	—	A0Fh	—	A8Fh	—	B0Fh	—	B8Fh	—
810h	—	890h	_	910h	—	990h	_	A10h	_	A90h	—	B10h	—	B90h	_
811h	—	891h	_	911h	—	991h	_	A11h	_	A91h	—	B11h	—	B91h	_
812h	—	892h	—	912h	—	992h	—	A12h	—	A92h	—	B12h	—	B92h	—
813h	—	893h	_	913h	_	993h	—	A13h	_	A93h	—	B13h	—	B93h	—
814h	—	894h	_	914h	—	994h	_	A14h	_	A94h	—	B14h	—	B94h	_
815h	—	895h	_	915h		995h		A15h	_	A95h	—	B15h	—	B95h	—
816h	—	896h	—	916h	—	996h	—	A16h	—	A96h	—	B16h	—	B96h	—
817h	—	897h	—	917h	—	997h	—	A17h	—	A97h	—	B17h	—	B97h	—
818h	—	898h	—	918h	—	998h	—	A18h	—	A98h	—	B18h	—	B98h	—
819h	—	899h	_	919h		999h		A19h	_	A99h	—	B19h	—	B99h	—
81Ah	—	89Ah	_	91Ah	_	99Ah		A1Ah	_	A9Ah	—	B1Ah	—	B9Ah	—
81Bh	—	89Bh	_	91Bh	—	99Bh	—	A1Bh	—	A9Bh	—	B1Bh	—	B9Bh	—
81Ch	—	89Ch	—	91Ch	—	99Ch	—	A1Ch	—	A9Ch	—	B1Ch	—	B9Ch	—
81Dh	—	89Dh	_	91Dh	_	99Dh	_	A1Dh	_	A9Dh	—	B1Dh	—	B9Dh	—
81Eh	—	89Eh	_	91Eh	_	99Eh	_	A1Eh	_	A9Eh	—	B1Eh	—	B9Eh	—
81Fh	—	89Fh	_	91Fh	_	99Fh		A1Fh	_	A9Fh	—	B1Fh	—	B9Fh	—
820h		8A0h		920h		9A0h		A20h		AA0h		B20h		BA0h	
	Unimplemented				Unimplemented										
	Read as '0'														
						0									
86Fh		8EFh		96Fh		9EFh		A6Fh		AEFh		B6Fh		BEFh	
870h	A	8F0h		970h		9F0h	A	A70h	A	AF0h	A	B70h	A	BF0h	A
	Accesses 70h – 7Fh														
87Fh		8FFh		97Fh		9FFh	7011 7111	A7Fh	7011 7111	AFFh	/011 /111	B7Fh		BFFh	/011 /111
ö/⊢n		QLFU		97FN		эггn		AIFN		AFFN		BIFU		внни	

#### **TABLE 3-6**: PIC16(L)F1933 MEMORY MAP, BANKS 24-31

	BANK 24		BANK 25		BANK 26		BANK 27		BANK 28		BANK 29		BANK 30		BANK 31
C00h	INDF0	C80h	INDF0	D00h	INDF0	D80h	INDF0	E00h	INDF0	E80h	INDF0	F00h	INDF0	F80h	INDF0
C01h	INDF1	C81h	INDF1	D01h	INDF1	D81h	INDF1	E01h	INDF1	E81h	INDF1	F01h	INDF1	F81h	INDF1
C02h	PCL	C82h	PCL	D02h	PCL	D82h	PCL	E02h	PCL	E82h	PCL	F02h	PCL	F82h	PCL
C03h	STATUS	C83h	STATUS	D03h	STATUS	D83h	STATUS	E03h	STATUS	E83h	STATUS	F03h	STATUS	F83h	STATUS
C04h	FSR0L	C84h	FSR0L	D04h	FSR0L	D84h	FSR0L	E04h	FSR0L	E84h	FSR0L	F04h	FSR0L	F84h	FSR0L
C05h	FSR0H	C85h	FSR0H	D05h	FSR0H	D85h	FSR0H	E05h	FSR0H	E85h	FSR0H	F05h	FSR0H	F85h	FSR0H
C06h	FSR1L	C86h	FSR1L	D06h	FSR1L	D86h	FSR1L	E06h	FSR1L	E86h	FSR1L	F06h	FSR1L	F86h	FSR1L
C07h	FSR1H	C87h	FSR1H	D07h	FSR1H	D87h	FSR1H	E07h	FSR1H	E87h	FSR1H	F07h	FSR1H	F87h	FSR1H
C08h	BSR	C88h	BSR	D08h	BSR	D88h	BSR	E08h	BSR	E88h	BSR	F08h	BSR	F88h	BSR
C09h	WREG	C89h	WREG	D09h	WREG	D89h	WREG	E09h	WREG	E89h	WREG	F09h	WREG	F89h	WREG
C0Ah	PCLATH	C8Ah	PCLATH	D0Ah	PCLATH	D8Ah	PCLATH	E0Ah	PCLATH	E8Ah	PCLATH	F0Ah	PCLATH	F8Ah	PCLATH
C0Bh	INTCON	C8Bh	INTCON	D0Bh	INTCON	D8Bh	INTCON	E0Bh	INTCON	E8Bh	INTCON	F0Bh	INTCON	F8Bh	INTCON
C0Ch	_	C8Ch		D0Ch		D8Ch	_	E0Ch	—	E8Ch	_	F0Ch	_	F8Ch	
C0Dh	_	C8Dh		D0Dh		D8Dh	_	E0Dh	—	E8Dh	_	F0Dh	_	F8Dh	
C0Eh	—	C8Eh	_	D0Eh	_	D8Eh	—	E0Eh	—	E8Eh	—	F0Eh	—	F8Eh	
C0Fh	—	C8Fh		D0Fh		D8Fh	_	E0Fh	—	E8Fh	_	F0Fh	_	F8Fh	
C10h	—	C90h		D10h	_	D90h	_	E10h	_	E90h	_	F10h	_	F90h	
C11h	—	C91h		D11h	_	D91h	_	E11h	_	E91h	_	F11h	_	F91h	
C12h	—	C92h	—	D12h	—	D92h	—	E12h	—	E92h	—	F12h	—	F92h	
C13h	—	C93h	_	D13h	—	D93h	_	E13h	_	E93h	—	F13h	_	F93h	
C14h	—	C94h	—	D14h	—	D94h	_	E14h	_	E94h	_	F14h	_	F94h	
C15h	—	C95h	_	D15h	—	D95h	_	E15h	_	E95h	—	F15h	_	F95h	
C16h	—	C96h	—	D16h	—	D96h	—	E16h	_	E96h	—	F16h	—	F96h	
C17h	—	C97h	—	D17h	—	D97h	—	E17h	_	E97h	—	F17h	—	F97h	
C18h	—	C98h		D18h		D98h	_	E18h		E98h	—	F18h	_	F98h	See Table 3-8
C19h	—	C99h		D19h		D99h		E19h		E99h	—	F19h		F99h	
C1Ah	—	C9Ah		D1Ah		D9Ah		E1Ah		E9Ah	—	F1Ah		F9Ah	
C1Bh	—	C9Bh	—	D1Bh	—	D9Bh	—	E1Bh	—	E9Bh	—	F1Bh	—	F9Bh	
C1Ch	—	C9Ch	—	D1Ch	—	D9Ch	_	E1Ch	_	E9Ch	—	F1Ch	_	F9Ch	
C1Dh	—	C9Dh	—	D1Dh	—	D9Dh	_	E1Dh	_	E9Dh	_	F1Dh	_	F9Dh	
C1Eh	—	C9Eh	—	D1Eh	—	D9Eh	_	E1Eh	_	E9Eh	_	F1Eh	_	F9Eh	
C1Fh	—	C9Fh		D1Fh		D9Fh		E1Fh	_	E9Fh		F1Fh		F9Fh	
C20h		CA0h		D20h		DA0h		E20h		EA0h		F20h		FA0h	
	Unimplemented Read as '0'														
C6Fh		CEFh		D6Fh		DEFh		E6Fh		EEFh		F6Fh		FEFh	
C70h CFFh	Accesses 70h – 7Fh	CF0h CFFh	Accesses 70h – 7Fh	D70h D7Fh	Accesses 70h – 7Fh	DF0h DFFh	Accesses 70h – 7Fh	E70h E7Fh	Accesses 70h – 7Fh	EF0h EFFh	Accesses 70h – 7Fh	F70h F7Fh	Accesses 70h – 7Fh	FF0h FFFh	Accesses 70h – 7Fh

TABLE 3-7:PIC16(L)F1933 MEMORY MAP,<br/>BANK 15

	Bank 15	
791h	LCDCON	
792h	LCDPS	
793h	LCDREF	
794h	LCDCST	
795h	LCDRL	
796h	_	
797h	_	
798h	LCDSE0	
799h	LCDSE1	
79Ah	_	
79Ah 79Bh	_	
79Dh		
79Ch		
79Dh 79Eh		
79Fh 7A0h	LCDDATA0	
7A011 7A1h	LCDDATA0	
7A2h	_	
7A3h	LCDDATA3	
7A4h	LCDDATA4	
7A5h	—	
7A6h	LCDDATA6	
7A7h	LCDDATA7	
7A8h 7A9h	LCDDATA9	
7A91 7AAh	LCDDATA10	
7ABh	_	
7ACh	_	
7ADh	_	
7AEh	_	
7AFh	_	
7B0h		
7B01 7B1h		
7B11		
7B2H 7B3h	_	
7B3fi 7B4h	_	
	_	
7B5h 7B6h		
7B011 7B7h		
7B7h 7B8h		
7 0011		
	Unimplemented	
	Read as '0'	
7EFh		
Legend:		ata memory locations, read
as	'0'.	

### TABLE 3-8:PIC16(L)F1933 MEMORY MAP,<br/>BANK 31

	Bank 31						
F8Ch							
	Unimplemented Read as '0'						
FE3h							
FE4h	STATUS_SHAD						
FE5h	WREG_SHAD						
FE6h	BSR_SHAD						
FE7h	PCLATH_SHAD						
FE8h	FSR0L_SHAD						
FE9h	FSR0H_SHAD						
FEAh	FSR1L_SHAD						
FEBh	FSR1H_SHAD						
FECh	—						
FEDh	STKPTR						
FEEh	TOSL						
FEFh	TOSH						
Legend: as	= Unimplemented data	memory locations, read					

### 3.3.5 SPECIAL FUNCTION REGISTERS SUMMARY

The Special Function Register Summary for the device family are as follows:

Device	Bank(s)	Page No.
	0	25
	1	26
	2	27
	3	28
	4	29
	5	30
PIC16(L)F1933	6	31
	7	32
	8	33
	9-14	34
	15	35
	16-30	36
	31	37

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 0										-	
000h <sup>(2)</sup>	INDF0		this location ical register)	uses contents	s of FSR0H/F	SR0L to addr	ess data mer	mory		XXXX XXXX	XXXX XXXX
001h <sup>(2)</sup>	INDF1		this location ical register)	uses contents	s of FSR1H/F	SR1L to addr	ess data mer	mory		XXXX XXXX	XXXX XXXX
002h <sup>(2)</sup>	PCL	Program Co	ounter (PC) L	east Significa	nt Byte					0000 0000	0000 0000
003h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
004h <sup>(2)</sup>	FSR0L	Indirect Dat	a Memory Ac	dress 0 Low	Pointer	•		•	•	0000 0000	uuuu uuuu
005h <sup>(2)</sup>	FSR0H	Indirect Dat	a Memory Ac	ldress 0 High	Pointer					0000 0000	0000 0000
006h <sup>(2)</sup>	FSR1L	Indirect Dat	a Memory Ac	ldress 1 Low	Pointer					0000 0000	uuuu uuuu
007h <sup>(2)</sup>	FSR1H	Indirect Dat	a Memory Ac	ldress 1 High	Pointer					0000 0000	0000 0000
008h <sup>(2)</sup>	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
009h <sup>(2)</sup>	WREG	Working Re	gister							0000 0000	uuuu uuuu
00Ah <sup>(1, 2)</sup>	PCLATH	_	Write Buffer	for the upper	7 bits of the F	Program Cour	iter			-000 0000	-000 0000
00Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
00Ch	PORTA	PORTA Dat	ta Latch wher	n written: POF	RTA pins whe	n read		•	•	XXXX XXXX	uuuu uuuu
00Dh	PORTB	PORTB Da	ta Latch wher	n written: POF	RTB pins whe	n read				XXXX XXXX	uuuu uuuu
00Eh	PORTC	PORTC Da	ta Latch whe	n written: POF	RTC pins whe	en read				XXXX XXXX	uuuu uuuu
00Fh	—	Unimpleme	nted							_	_
010h	PORTE	_	_	—	_	RE3	_	_	_	x	u
011h	PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
012h	PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	—	CCP2IF	0000 00-0	0000 00-0
013h	PIR3	_	CCP5IF	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	—	-000 0-0-	-000 0-0-
014h	—	Unimpleme	nted							_	_
015h	TMR0	Timer0 Mod	lule Register							XXXX XXXX	uuuu uuuu
016h	TMR1L	Holding Re	gister for the	Least Signific	ant Byte of th	e 16-bit TMR	1 Register			XXXX XXXX	uuuu uuuu
017h	TMR1H	Holding Re	gister for the	Most Significa	ant Byte of the	e 16-bit TMR1	Register			XXXX XXXX	uuuu uuuu
018h	T1CON	TMR10	CS<1:0>	T1CKP	S<1:0>	T10SCEN	T1SYNC	_	TMR10N	0000 00-0	uuuu uu-u
019h	T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T <u>1GGO</u> / DONE	T1GVAL	T1GS	S<1:0>	0000 0x00	uuuu uxuu
01Ah	TMR2	Timer 2 Mo	dule Register							0000 0000	0000 0000
01Bh	PR2	Timer 2 Per	riod Register							1111 1111	1111 1111
01Ch	T2CON	—		T2OUTI	PS<3:0>		TMR2ON	T2CKP	S<1:0>	-000 0000	-000 0000
01Dh	—	Unimpleme	nted							_	_
01Eh	CPSCON0	CPSON	CPSRM	_	—	CPSRNG1	CPSRNG0	CPSOUT	T0XCS	00 0000	00 0000
01Fh	CPSCON1	_	—	_	_	_	(	CPSCH<2:0>	>	000	000

<b>TABLE 3-9:</b>	SPECIAL FUNCTION REGISTER SUMMARY
IADLE 3-9.	SPECIAL FUNCTION REGISTER SUMIMART

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'. Legend:

Note The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are 1: transferred to the upper byte of the program counter.

These registers can be addressed from any bank. 2:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR, E		Value o oth Rese	er
Bank 1													
080h <sup>(2)</sup>	INDF0		this location cal register)	uses contents	of FSR0H/F	SR0L to addr	ess data mei	mory		XXXX X	XXXX	XXXX	XXXX
081h <sup>(2)</sup>	INDF1		this location cal register)	uses contents	s of FSR1H/F	SR1L to addr	ess data mei	mory		XXXX X	XXXX	XXXX	XXXX
082h <sup>(2)</sup>	PCL	Program Co	ounter (PC) L	east Significa	nt Byte					0000 0	0000	0000	0000
083h <sup>(2)</sup>	STATUS	-	_	_	TO	PD	Z	DC	С	1 3	1000	q (	quuu
084h <sup>(2)</sup>	FSR0L	Indirect Dat	a Memory Ac	dress 0 Low	Pointer					0000	0000	uuuu	uuuv
085h <sup>(2)</sup>	FSR0H	Indirect Dat	a Memory Ac	ldress 0 High	Pointer					0000 0	0000	0000	0000
086h <sup>(2)</sup>	FSR1L	Indirect Dat	a Memory Ac	dress 1 Low	Pointer					0000 (	0000	uuuu	uuuv
087h <sup>(2)</sup>	FSR1H	Indirect Dat	a Memory Ac	ldress 1 High	Pointer					0000 (	0000	0000	0000
088h <sup>(2)</sup>	BSR	_	_	_			BSR<4:0>			0 (	0000	0	0000
089h <sup>(2)</sup>	WREG	Working Re	gister							0000 (	0000	uuuu	uuuv
08Ah <sup>(1, 2)</sup>	PCLATH	_	Write Buffer	for the upper	7 bits of the F	rogram Cour	nter			-000 (	0000	-000	0000
08Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 (	0000	0000	0000
08Ch	TRISA	PORTA Dat	a Direction R	egister						1111 1	1111	1111	1111
08Dh	TRISB	PORTB Dat	ta Direction R	legister						1111 1	1111	1111	1111
08Eh	TRISC	PORTC Da	ta Direction F	Register						1111 :	1111	1111	1111
08Fh	_	Unimpleme	nted	-						_		_	-
090h	TRISE	_		_	_	_(3)	_	_	_	:	1		1
091h	PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 (	0000	0000	0000
092h	PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	_	CCP2IE	0000 (	00-00	0000	00-0
093h	PIE3	_	CCP5IE	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	_	-000 (	0-0-	-000	0-0-
094h	_	Unimpleme	nted							_		_	-
095h	OPTION_REG	WPUEN	INTEDG	TMROCS	TMROSE	PSA		PS<2:0>		1111 1	1111	1111	1111
096h	PCON	STKOVF	STKUNF	_	_	RMCLR	RI	POR	BOR	00 3	11qq	qq (	qqur
097h	WDTCON	_	_		V	VDTPS<4:0>			SWDTEN	01 (	0110	01	0110
098h	OSCTUNE	_	_			TUN<5	5:0>			00 (	0000	00	0000
099h	OSCCON	SPLLEN		IRCF	<3:0>		_	SCS	<1:0>	0011 3		0011	
09Ah	OSCSTAT	T10SCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	0 0p00		dddd (	
09Bh	ADRESL		Register Low			1	1	1		XXXX X		uuuu	
09Ch	ADRESH		Register High							XXXX X		uuuu	
09Dh	ADCON0	_	5 5		CHS<4:0>			GO/DONE	ADON	-000 (		-000	
09Eh	ADCON1	ADFM		ADCS<2:0>			ADNREF	ADPREF1	ADPREF0			0000	
09Fh	_	Unimpleme	nted										

#### TABLE 3-9: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', x = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.

2: These registers can be addressed from any bank.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 2											
100h <sup>(2)</sup>	INDF0		this location ical register)	uses contents	s of FSR0H/F	SR0L to addr	ess data mer	nory		XXXX XXXX	XXXX XXXX
101h <sup>(2)</sup>	INDF1		this location ical register)	uses contents	s of FSR1H/F	SR1L to addr	ess data mer	mory		XXXX XXXX	XXXX XXXX
102h <sup>(2)</sup>	PCL	Program Co	ounter (PC) L	east Significa	nt Byte					0000 0000	0000 0000
103h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
104h <sup>(2)</sup>	FSR0L	Indirect Dat	a Memory Ac	ddress 0 Low	Pointer					0000 0000	uuuu uuuu
105h <sup>(2)</sup>	FSR0H	Indirect Dat	a Memory Ad	ddress 0 High	Pointer					0000 0000	0000 0000
106h <sup>(2)</sup>	FSR1L	Indirect Dat	a Memory Ad	ddress 1 Low	Pointer					0000 0000	uuuu uuuu
107h <sup>(2)</sup>	FSR1H	Indirect Dat	a Memory Ad	ddress 1 High	Pointer					0000 0000	0000 0000
108h <sup>(2)</sup>	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
109h <sup>(2)</sup>	WREG	Working Re	gister		•					0000 0000	uuuu uuuu
10Ah <sup>(1, 2)</sup>	PCLATH	_	Write Buffer for the upper 7 bits of the Program Counter								-000 0000
10Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
10Ch	LATA	PORTA Dat	ta Latch		XXXX XXXX	uuuu uuuu					
10Dh	LATB	PORTB Da	ta Latch							XXXX XXXX	uuuu uuuu
10Eh	LATC	PORTC Da	ta Latch							XXXX XXXX	uuuu uuuu
10Fh	_	Unimpleme	nted							_	—
110h	_	Unimpleme	nted							_	_
111h	CM1CON0	C10N	C1OUT	C10E	C1POL	_	C1SP	C1HYS	C1SYNC	0000 -100	0000 -100
112h	CM1CON1	C1INTP	C1INTN	C1PCH1	C1PCH0	_	_	C1NC	H<1:0>	000000	000000
113h	CM2CON0	C2ON	C2OUT	C2OE	C2POL	_	C2SP	C2HYS	C2SYNC	0000 -100	0000 -100
114h	CM2CON1	C2INTP	C2INTN	C2PCH1	C2PCH0	_	_	C2NC	H<1:0>	000000	000000
115h	CMOUT	_	_	_	_	_	_	MC2OUT	MC10UT	00	00
116h	BORCON	SBOREN	_	_	_	_	_	_	BORRDY	1 q	uu
117h	FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFVR1	CDAFVR0	ADFVI	R<1:0>	0q00 0000	0q00 0000
118h	DACCON0	DACEN	DACLPS	DACOE		DACPS	S<1:0>		DACNSS	000- 00-0	000- 00-0
119h	DACCON1						DACR<4:0>			0 0000	0 0000
11Ah	SRCON0	SRLEN	SRCLK2	SRCLK1	SRCLK0	SRQEN	SRNQEN	SRPS	SRPR	0000 0000	0000 0000
11Bh	SRCON1	SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E	0000 0000	0000 0000
11Ch	—	Unimpleme	nted							_	_
11Dh	APFCON	_	CCP3SEL	T1GSEL	P2BSEL	SRNQSEL	C2OUTSEL	SSSEL	CCP2SEL	-000 0000	-000 0000
11Eh	—	Unimpleme	nted							_	_
11Fh		Unimpleme	ntod								_

#### SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) **TABLE 3-9**:

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.

These registers can be addressed from any bank. 2:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 3								•	•		
180h <sup>(2)</sup>	INDF0		this location ical register)	uses contents	s of FSR0H/F	SR0L to addre	ess data mei	mory		XXXX XXXX	****
181h <sup>(2)</sup>	INDF1		this location ical register)	uses contents	s of FSR1H/F	SR1L to addre	ess data mei	mory		XXXX XXXX	XXXX XXXX
182h <sup>(2)</sup>	PCL	Program C	ounter (PC) L	east Significa	nt Byte					0000 0000	0000 0000
183h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
184h <sup>(2)</sup>	FSR0L	Indirect Dat	ta Memory Ad	dress 0 Low	Pointer	•		•	•	0000 0000	uuuu uuuu
185h <sup>(2)</sup>	FSR0H	Indirect Dat	ta Memory Ad	dress 0 High	Pointer					0000 0000	0000 0000
186h <sup>(2)</sup>	FSR1L	Indirect Dat	ta Memory Ad	dress 1 Low	Pointer					0000 0000	uuuu uuuu
187h <sup>(2)</sup>	FSR1H	Indirect Dat	ta Memory Ad	dress 1 High	Pointer					0000 0000	0000 0000
188h <sup>(2)</sup>	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
189h <sup>(2)</sup>	WREG	Working Re	egister							0000 0000	uuuu uuuu
18Ah <sup>(1, 2)</sup>	PCLATH	_	Write Buffer for the upper 7 bits of the Program Counter								-000 0000
18Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
18Ch	ANSELA	_	_	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	11 1111	11 1111
18Dh	ANSELB	_	_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	11 1111	11 1111
18Eh		Unimpleme	nted							_	
18Fh	_	Unimpleme	ented							_	_
190h	_	Unimpleme	ented							_	_
191h	EEADRL	EEPROM /	Program Me	mory Address	Register Lov	v Byte				0000 0000	0000 0000
192h	EEADRH	(3)	EEPROM / F	Program Mem	ory Address I	Register High	Byte			1000 0000	1000 0000
193h	EEDATL	EEPROM /	Program Me	mory Read Da	ata Register L	.ow Byte				XXXX XXXX	uuuu uuuu
194h	EEDATH	_	_	, 	•	ory Read Dat	a Register H	ligh Byte		xx xxxx	uu uuuu
195h	EECON1	EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD		0000 q000
196h	EECON2	EEPROM of	control registe	r 2			1			0000 0000	-
197h	_	Unimpleme								_	_
198h	_	Unimpleme	nted							<u> </u>	_
199h	RCREG	USART Re	USART Receive Data Register								0000 0000
19Ah	TXREG		JSART Transmit Data Register								0000 0000
19Bh	SPBRGL		BRG<7:0>								0000 0000
19Ch	SPBRGH				BRG<						0000 0000
19Dh	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	
19Eh	TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D		0000 0010
		00110			0.110	01.00	2.1011			2000 0010	

#### TABLE 3-9: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', x = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are

transferred to the upper byte of the program counter.

2: These registers can be addressed from any bank.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 4											
200h <sup>(2)</sup>	INDF0	0	this location ical register)	uses contents	s of FSR0H/F	SR0L to addr	ess data me	mory		XXXX XXXX	**** ****
201h <sup>(2)</sup>	INDF1		this location ical register)	uses contents	s of FSR1H/F	SR1L to addr	ess data me	mory		XXXX XXXX	**** ****
202h <sup>(2)</sup>	PCL	Program C	ounter (PC) L	east Significa	nt Byte					0000 0000	0000 0000
203h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
204h <sup>(2)</sup>	FSR0L	Indirect Dat	ta Memory Ac	dress 0 Low	Pointer					0000 0000	uuuu uuuu
205h <sup>(2)</sup>	FSR0H	Indirect Dat	ta Memory Ac	dress 0 High	Pointer					0000 0000	0000 0000
206h <sup>(2)</sup>	FSR1L	Indirect Dat	ta Memory Ac	dress 1 Low	Pointer					0000 0000	uuuu uuuu
207h <sup>(2)</sup>	FSR1H	Indirect Dat	ta Memory Ac	dress 1 High	Pointer					0000 0000	0000 0000
208h <sup>(2)</sup>	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
209h <sup>(2)</sup>	WREG	Working Re	egister							0000 0000	uuuu uuuu
20Ah <sup>(1, 2)</sup>	PCLATH	_	Write Buffer	for the upper	7 bits of the F	Program Cour	nter			-000 0000	-000 0000
20Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
20Ch	_	Unimpleme	nted	•			•		•	_	_
20Dh	WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	1111 1111	1111 1111
20Eh	_	Unimpleme	nted							_	_
20Fh	_	Unimpleme	ented							_	_
210h	WPUE	_	_	_	_	WPUE3	_	_	_	1	1
211h	SSPBUF	Synchrono	us Serial Port	Receive Buff	er/Transmit R	Register				XXXX XXXX	uuuu uuuu
212h	SSPADD				ADD<	:7:0>				0000 0000	0000 0000
213h	SSPMSK				MSK<	:7:0>				1111 1111	1111 1111
214h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
215h	SSPCON1	WCOL	SSPOV	SSPEN	СКР		SSPM	<3:0>		0000 0000	0000 0000
216h	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
217h	SSPCON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000 0000	0000 0000
218h	_	Unimpleme	nted				•		•	_	_
219h	_	Unimpleme	ented							_	_
21Ah	—	Unimpleme	nted							_	_
21Bh	—	Unimpleme	ented							_	_
21Ch	—	Unimpleme	ented							_	_
21Dh	—	Unimpleme	ented							_	_
21Eh	—	Unimpleme	nted							_	_
21Fh		Unimpleme	ented							_	_

#### SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) **TABLE 3-9**:

Legend:

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.

Shaded locations are unimplemented, read as '0'.

The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter. Note 1: 2:

These registers can be addressed from any bank.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 5											
280h <sup>(2)</sup>	INDF0		this location ical register)	uses contents	s of FSR0H/F	SR0L to addre	ess data mer	nory		XXXX XXXX	XXXX XXXX
281h <sup>(2)</sup>	INDF1		this location ical register)	uses contents	s of FSR1H/F	SR1L to addre	ess data mer	nory		XXXX XXXX	XXXX XXXX
282h <sup>(2)</sup>	PCL	Program Co	ounter (PC) L	east Significa	nt Byte					0000 0000	0000 0000
283h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
284h <sup>(2)</sup>	FSR0L	Indirect Dat	a Memory Ad	dress 0 Low	Pointer					0000 0000	uuuu uuuu
285h <sup>(2)</sup>	FSR0H	Indirect Dat	a Memory Ad	dress 0 High	Pointer					0000 0000	0000 0000
286h <sup>(2)</sup>	FSR1L	Indirect Dat	a Memory Ad	dress 1 Low	Pointer					0000 0000	uuuu uuuu
287h <sup>(2)</sup>	FSR1H	Indirect Dat	a Memory Ad	dress 1 High	Pointer					0000 0000	0000 0000
288h <sup>(2)</sup>	BSR	—	_	—			BSR<4:0>			0 0000	0 0000
289h <sup>(2)</sup>	WREG	Working Re	egister								uuuu uuuu
28Ah <sup>(1, 2)</sup>	PCLATH	_	Write Buffer	for the upper	-000 0000	-000 0000					
28Bh <sup>(2)</sup>	INTCON	GIE	PEIE	PEIE TMR0IE INTE IOCIE TMR0IF INTF IOCIF							
28Ch	_	Unimpleme	nted							_	_
28Dh	_	Unimpleme	nted							_	_
28Eh	_	Unimpleme	nted							_	_
28Fh	—	Unimpleme	nted							_	_
290h	_	Unimpleme	nted							_	_
291h	CCPR1L	Capture/Co	mpare/PWM	Register 1 (L	SB)					XXXX XXXX	uuuu uuuu
292h	CCPR1H	Capture/Co	mpare/PWM	Register 1 (M	ISB)					XXXX XXXX	uuuu uuuu
293h	CCP1CON	P1M	<1:0>	DC1E	<1:0>		CCP1N	<3:0>		0000 0000	0000 0000
294h	PWM1CON	P1RSEN			F	P1DC<6:0>				0000 0000	0000 0000
295h	CCP1AS	CCP1ASE	(	CCP1AS<2:0	>	PSS1A	C<1:0>	PSS1B	D<1:0>	0000 0000	0000 0000
296h	PSTR1CON	_	_	_	STR1SYNC	STR1D	STR1C	STR1B	STR1A	0 0001	0 0001
297h	—	Unimpleme	nted							_	_
298h	CCPR2L	Capture/Co	mpare/PWM	Register 2 (L	SB)					XXXX XXXX	uuuu uuuu
299h	CCPR2H	Capture/Co	mpare/PWM Register 2 (MSB)								uuuu uuuu
29Ah	CCP2CON	P2M	M<1:0> DC2B<1:0> CCP2M<3:0>								0000 0000
29Bh	PWM2CON	P2RSEN	P2DC<6:0>								0000 0000
29Ch	CCP2AS	CCP2ASE	CCP2AS<2:0> PSS2AC<1:0> PSS2BD<1:0>							0000 0000	0000 0000
29Dh	PSTR2CON	—	_	STR2SYNC STR2D STR2C STR2B STR2A					0 0001	0 0001	
29Eh	CCPTMRS0	C4TSEL1	C4TSEL0	C3TSEL1	C3TSEL0	C2TSEL1	C2TSEL0	C1TSEL1	C1TSEL0	0000 0000	0000 0000
29Fh	CCPTMRS1			_				C5TSE	L<1:0>	00	00

#### TABLE 3-9 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'. Legend:

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.

These registers can be addressed from any bank. 2:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 6											
300h <sup>(2)</sup>	INDF0		this location ical register)	uses contents	s of FSR0H/F	SR0L to addr	ess data mei	mory		XXXX XXXX	XXXX XXXX
301h <sup>(2)</sup>	INDF1		this location ical register)	uses contents	s of FSR1H/F	SR1L to addr	ess data mei	mory		****	****
302h <sup>(2)</sup>	PCL	Program Co	ounter (PC) L	east Significa	int Byte					0000 0000	0000 0000
303h <sup>(2)</sup>	STATUS	—	_	_	TO	PD	Z	DC	С	1 1000	q quuu
304h <sup>(2)</sup>	FSR0L	Indirect Dat	a Memory Ac	dress 0 Low	Pointer					0000 0000	uuuu uuuu
305h <sup>(2)</sup>	FSR0H	Indirect Dat	a Memory Ac	dress 0 High	Pointer					0000 0000	0000 0000
306h <sup>(2)</sup>	FSR1L	Indirect Dat	a Memory Ac	dress 1 Low	Pointer					0000 0000	uuuu uuuu
307h <sup>(2)</sup>	FSR1H	Indirect Dat	a Memory Ac	dress 1 High	Pointer					0000 0000	0000 0000
308h <sup>(2)</sup>	BSR	—	_	_			BSR<4:0>			0 0000	0 0000
309h <sup>(2)</sup>	WREG	Working Re	gister			0000 0000	uuuu uuuu				
30Ah <sup>(1, 2)</sup>	PCLATH	—	Write Buffer		-000 0000	-000 0000					
30Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	IOCIF	0000 0000	0000 0000				
30Ch	—	Unimpleme	nted							—	—
30Dh	—	Unimpleme	nted							_	_
30Eh	—	Unimpleme	nted							_	_
30Fh	—	Unimpleme	nted							_	_
310h	—	Unimpleme	nted							_	_
311h	CCPR3L	Capture/Co	mpare/PWM	Register 3 (L	SB)					XXXX XXXX	uuuu uuuu
312h	CCPR3H	Capture/Co	mpare/PWM	Register 3 (M	ISB)					XXXX XXXX	uuuu uuuu
313h	CCP3CON	P3M	<1:0>	DC3E	3<1:0>		CCP3N	1<1:0>		0000 0000	0000 0000
314h	PWM3CON	P3RSEN			F	23DC<6:0>				0000 0000	0000 0000
315h	CCP3AS	CCP3ASE	(	CCP3AS<2:0	>	PSS3A	C<1:0>	PSS3B	D<1:0>	0000 0000	0000 0000
316h	PSTR3CON	—		_	STR3SYNC	STR3D	STR3C	STR3B	STR3A	0 0001	0 0001
317h	—	Unimpleme	nted	•	•			•		_	_
318h	CCPR4L	Capture/Co	mpare/PWM	Register 4 (L	SB)					XXXX XXXX	uuuu uuuu
319h	CCPR4H	Capture/Co	mpare/PWM	Register 4 (N	ISB)					XXXX XXXX	uuuu uuuu
31Ah	CCP4CON		_	CCP4M<3:0>				00 0000	00 0000		
31Bh	—	Unimpleme	nted		—	—					
31Ch	CCPR5L	Capture/Co	mpare/PWM		XXXX XXXX	uuuu uuuu					
31Dh	CCPR5H	Capture/Co	mpare/PWM		XXXX XXXX	uuuu uuuu					
31Eh	CCP5CON	—	DC5B<1:0> CCP5M<3:0>								00 0000
			mplemented								

#### SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) **TABLE 3-9**:

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.

These registers can be addressed from any bank. 2:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 7									•		
380h <sup>(2)</sup>	INDF0		this location ical register)	uses contents	s of FSR0H/F	SR0L to addr	ess data mer	nory		XXXX XXXX	XXXX XXXX
381h <sup>(2)</sup>	INDF1		this location ical register)	uses contents	s of FSR1H/F	SR1L to addr	ess data mer	mory		XXXX XXXX	XXXX XXXX
382h <sup>(2)</sup>	PCL	Program Co	ounter (PC) L	east Significa	nt Byte					0000 0000	0000 0000
383h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
384h <sup>(2)</sup>	FSR0L	Indirect Dat	a Memory Ac	dress 0 Low	Pointer				•	0000 0000	uuuu uuuu
385h <sup>(2)</sup>	FSR0H	Indirect Dat	a Memory Ac	ldress 0 High	Pointer					0000 0000	0000 0000
386h <sup>(2)</sup>	FSR1L	Indirect Dat	a Memory Ac	dress 1 Low	Pointer					0000 0000	uuuu uuuu
387h <sup>(2)</sup>	FSR1H	Indirect Dat	a Memory Ac	ldress 1 High	Pointer					0000 0000	0000 0000
388h <sup>(2)</sup>	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
389h <sup>(2)</sup>	WREG	Working Re	gister							0000 0000	uuuu uuuu
38Ah <sup>(1, 2)</sup>	PCLATH	_	Write Buffer	for the upper	7 bits of the F	Program Cour	iter			-000 0000	-000 0000
38Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
38Ch	_	Unimpleme	nted					1		_	_
38Dh	_	Unimpleme	nted							_	_
38Eh	_	Unimpleme	nted							_	_
38Fh	_	Unimpleme	nted							_	_
390h	_	Unimpleme	nted							_	_
391h	_	Unimpleme	nted							_	_
392h	_	Unimpleme	nted							_	_
393h	_	Unimpleme	nted							_	_
394h	IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	0000 0000	0000 0000
395h	IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	0000 0000	0000 0000
396h	IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	0000 0000	0000 0000
397h	_	Unimpleme	nted						•	_	_
398h	_	Unimpleme	nted							_	_
399h	_	Unimpleme	nted							_	_
39Ah	_	Unimpleme	nted							_	_
39Bh	_	Unimpleme	nted							_	_
39Ch	_	Unimpleme	nted							_	_
39Dh	_	Unimpleme								_	_
39Eh	_	Unimpleme								_	_
39Fh	_	Unimpleme								_	_

#### TABLE 3-9: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

**Note** 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.

2: These registers can be addressed from any bank.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 8							•				
400h <sup>(2)</sup>	INDF0	0	this location ical register)	uses contents	s of FSR0H/F	SR0L to addr	ress data mer	nory		XXXX XXXX	XXXX XXXX
401h <sup>(2)</sup>	INDF1		this location ical register)	uses contents	s of FSR1H/F	SR1L to addr	ress data mer	nory		XXXX XXXX	XXXX XXXX
402h <sup>(2)</sup>	PCL	Program Co	ounter (PC) L	east Significa	int Byte					0000 0000	0000 0000
403h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
404h <sup>(2)</sup>	FSR0L	Indirect Dat	a Memory Ad	dress 0 Low	Pointer					0000 0000	uuuu uuuu
405h <sup>(2)</sup>	FSR0H	Indirect Dat	a Memory Ad	ldress 0 High	Pointer					0000 0000	0000 0000
406h <sup>(2)</sup>	FSR1L	Indirect Dat	a Memory Ad	dress 1 Low	Pointer					0000 0000	uuuu uuuu
407h <sup>(2)</sup>	FSR1H	Indirect Dat	a Memory Ad	ldress 1 High	Pointer					0000 0000	0000 0000
408h <sup>(2)</sup>	BSR	_	_	—			BSR<4:0>			0 0000	0 0000
409h <sup>(2)</sup>	WREG	Working Re	gister							0000 0000	uuuu uuuu
40Ah <sup>(1, 2)</sup>	PCLATH	_		for the upper	7 bits of the F	Program Cour	nter			-000 0000	-000 0000
40Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
40Ch	_	Unimpleme	nted							_	_
40Dh	_	Unimpleme	nted							_	_
40Eh	_	Unimpleme	nted							_	_
40Fh	_	Unimpleme	nted							_	_
410h	_	Unimpleme	nted							_	_
411h	_	Unimpleme	nted							_	_
412h	_	Unimpleme	nted							_	_
413h	_	Unimpleme	nted							_	_
414h	_	Unimpleme	nted							_	_
415h	TMR4	Timer 4 Mo	dule Register							0000 0000	0000 0000
416h	PR4	Timer 4 Per	riod Register							1111 1111	1111 1111
417h	T4CON	_		T4OUT	PS<3:0>		TMR4ON	T4CK	PS<1:0>	-000 0000	-000 0000
418h	_	Unimpleme	nted							_	_
419h	_	Unimpleme	nted							_	_
41Ah	_	Unimpleme	nted							_	_
41Bh	_	Unimpleme	nted							_	_
41Ch	TMR6	Timer 6 Mo	dule Register							0000 0000	0000 0000
41Dh	PR6		riod Register							1111 1111	1111 1111
41Eh	T6CON	_		T6OUT	PS<3:0>		TMR6ON	T6CKF	PS<1:0>	-000 0000	-000 0000
41Fh		Unimpleme	ntod				1	I			

#### SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) **TABLE 3-9**:

Legend:

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.

These registers can be addressed from any bank. 2:

IABLE	3-9. JF			N REGIS	IER JUN			<u>, 150)</u>	1	T T			
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu POR,	e on BOR	oti	on all her sets
Banks 9-	-14												
x00h/ x80h <sup>(2)</sup>	INDF0		this location ical register)	uses contents	s of FSR0H/F	SR0L to addr	ess data mer	mory		xxxx	XXXX	XXXX	XXXX
x00h/ x81h <sup>(2)</sup>	INDF1		this location ical register)	uses contents	s of FSR1H/F	SR1L to addr	ess data mer	mory		XXXX	XXXX	XXXX	XXXX
x02h/ x82h <sup>(2)</sup>	PCL	Program Co	ounter (PC) L	east Significa	nt Byte					0000	0000	0000	0000
x03h/ x83h <sup>(2)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1	1000	d	quuu
x04h/ x84h <sup>(2)</sup>	FSR0L	Indirect Dat	lirect Data Memory Address 0 Low Pointer										uuuu
x05h/ x85h <sup>(2)</sup>	FSR0H	Indirect Dat	tirect Data Memory Address 0 High Pointer										0000
x06h/ x86h <sup>(2)</sup>	FSR1L	Indirect Dat	ta Memory Ac	Idress 1 Low	Pointer					0000	0000	uuuu	uuuu
x07h/ x87h <sup>(2)</sup>	FSR1H	Indirect Dat	ta Memory Ac	ldress 1 High	Pointer					0000	0000	0000	0000
x08h/ x88h <sup>(2)</sup>	BSR	—	—	—			BSR<4:0>			0	0000	0	0000
x09h/ x89h <sup>(2)</sup>	WREG	Working Re	egister							0000	0000	uuuu	uuuu
x0Ah/ x8Ah <sup>(1),(2)</sup>	PCLATH	—	Write Buffer	for the upper	7 bits of the F	Program Cour	nter			-000	0000	-000	0000
x0Bh/ x8Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000	0000	0000	0000
x0Ch/ x8Ch	—	Unimpleme	nimplemented									-	-
 x1Fh/ x9Fh													

#### TABLE 3-9 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'. Legend:

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter. These registers can be addressed from any bank.

2:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,		Value on all other Resets
Bank 15												
780h <sup>(2)</sup>	INDF0	Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)								XXXX	XXXX	XXXX XXXX
781h <sup>(2)</sup>	INDF1	Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)								XXXX	XXXX	XXXX XXXX
782h <sup>(2)</sup>	PCL	Program Co	ounter (PC) L	east Significa	int Byte					0000	0000	0000 0000
783h <sup>(2)</sup>	STATUS	—			TO	PD	Z	DC	С	1	1000	q quuu
784h <sup>(2)</sup>	FSR0L	Indirect Data Memory Address 0 Low Pointer									0000	uuuu uuuu
785h <sup>(2)</sup>	FSR0H	Indirect Data Memory Address 0 High Pointer									0000	0000 0000
786h <sup>(2)</sup>	FSR1L	Indirect Data Memory Address 1 Low Pointer									0000	uuuu uuuu
787h <sup>(2)</sup>	FSR1H	Indirect Data Memory Address 1 High Pointer									0000	0000 0000
788h <sup>(2)</sup>	BSR	_	_	_		BSR<4:0>					0000	0 0000
789h <sup>(2)</sup>	WREG	Working Register								0000	0000	uuuu uuuu
78Ah <sup>(1, 2)</sup>	PCLATH	Write Buffer for the upper 7 bits of the Program Counter								-000	0000	-000 0000
78Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000	0000	0000 0000
78Ch	_	Unimpleme	nted				I	1	1	_	_	_
 790h												
791h	LCDCON	LCDEN	SLPEN	WERR	_	CS<	:1:0> LMUX<1:0>			000-	0011	000- 0011
792h	LCDPS	WFT	BIASMD	LCDA	WA		LP<3	3:0>		0000	0000	0000 0000
793h	LCDREF	LCDIRE	LCDIRS	LCDIRI	_	VLCD3PE	VLCD2PE	VLCD1PE	—	000-	000-	000- 000-
794h	LCDCST	_	_	_	_	_	L		-000	000		
795h	LCDRL	LRLA	P<1:0>	LRLB	P<1:0>	_		LRLAT<2:0>	0000	-000	0000 -000	
796h	_	Unimplemented									_	
797h	_	Unimpleme	nted							_	_	
798h	LCDSE0	SE<7:0>									0000	uuuu uuuu
799h	LCDSE1	SE<15:8>									0000	uuuu uuuu
79Ah	_	Unimplemented									-	_
79Fh												
7A0h	LCDDATA0	SEG7 COM0	SEG6 COM0	SEG5 COM0	SEG4 COM0	SEG3 COM0	SEG2 COM0	SEG1 COM0	SEG0 COM0	XXXX	XXXX	uuuu uuuu
7A1h	LCDDATA1	SEG15 COM0	SEG14 COM0	SEG13 COM0	SEG12 COM0	SEG11 COM0	SEG10 COM0	SEG9 COM0	SEG8 COM0	XXXX	XXXX	uuuu uuuu
7A2h	—	Unimpleme	nted							-	-	_
7A3h	LCDDATA3	SEG7 COM1	SEG6 COM1	SEG5 COM1	SEG4 COM1	SEG3 COM1	SEG2 COM1	SEG1 COM1	SEG0 COM1	XXXX	XXXX	uuuu uuuu
7A4h	LCDDATA4	SEG15 COM1	SEG14 COM1	SEG13 COM1	SEG12 COM1	SEG11 COM1	SEG10 COM1	SEG9 COM1	SEG8 COM1	XXXX	XXXX	սսսս սսսս
7A5h	_	Unimplemented							-	-		
7A6h	LCDDATA6	SEG7 COM2	SEG6 COM2	SEG5 COM2	SEG4 COM2	SEG3 COM2	SEG2 COM2	SEG1 COM2	SEG0 COM2	XXXX	XXXX	uuuu uuuu
7A7h	LCDDATA7	SEG15 COM2	SEG14 COM2	SEG13 COM2	SEG12 COM2	SEG11 COM2	SEG10 COM2	SEG9 COM2	SEG8 COM2	XXXX	XXXX	սսսս սսսս
7A8h	_	Unimplemented									-	—
7A9h	LCDDATA9	SEG7 COM3	SEG6 COM3	SEG5 COM3	SEG4 COM3	SEG3 COM3	SEG2 COM3	SEG1 COM3	SEG0 COM3	XXXX	XXXX	uuuu uuuu
7AAh	LCDDATA10	SEG15 COM3	SEG14 COM3	SEG13 COM3	SEG12 COM3	SEG11 COM3	SEG10 COM3	SEG9 COM3	SEG8 COM3	XXXX	XXXX	uuuu uuuu
7ABh	—	Unimplemented									-	—
 7EEh												
7EFh			nged of = valu									

#### TABLE 3-9: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend:

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.

2: These registers can be addressed from any bank.

IABLE	3-9. JF		UNCTIO	N REGIS	IER SUN			(עשנ		-			
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR		Value on all other Resets	
Banks 16	6-30												
x00h/ x80h <sup>(2)</sup>	INDF0	Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)								xxxx	XXXX	XXXX	XXXX
x00h/ x81h <sup>(2)</sup>	INDF1	Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)								XXXX	XXXX	XXXX	XXXX
x02h/ x82h <sup>(2)</sup>	PCL	Program Counter (PC) Least Significant Byte									0000	0000	0000
x03h/ x83h <sup>(2)</sup>	STATUS	—	—	_	TO	PD	Z	DC	С	1	1000	d	quuu
x04h/ x84h <sup>(2)</sup>	FSR0L	Indirect Data Memory Address 0 Low Pointer									0000	uuuu	uuuu
x05h/ x85h <sup>(2)</sup>	FSR0H	Indirect Data Memory Address 0 High Pointer									0000	0000	0000
x06h/ x86h <sup>(2)</sup>	FSR1L	Indirect Data Memory Address 1 Low Pointer									0000	uuuu	uuuu
x07h/ x87h <sup>(2)</sup>	FSR1H	Indirect Data Memory Address 1 High Pointer									0000	0000	0000
x08h/ x88h <sup>(2)</sup>	BSR	—	—	—	BSR<4:0>						0000	0	0000
x09h/ x89h <sup>(2)</sup>	WREG	Working Register									0000	uuuu	uuuu
x0Ah/ x8Ah <sup>(1),(2)</sup>	PCLATH	Write Buffer for the upper 7 bits of the Program Counter									0000	-000	0000
x0Bh/ x8Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000	0000	0000	0000
x0Ch/ x8Ch	—	Unimplemented								-	-	_	-
 x1Fh/ x9Fh													

#### TABLE 3-9 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'. Legend:

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter. These registers can be addressed from any bank.

2:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 31											
F80h <sup>(2)</sup>	INDF0		this location ical register)	uses contents	s of FSR0H/F	SR0L to addr	ess data me	mory		XXXX XXXX	XXXX XXXX
F81h <sup>(2)</sup>	INDF1		this location ical register)	uses contents	s of FSR1H/F	SR1L to addr	ess data me	mory		XXXX XXXX	XXXX XXXX
F82h <sup>(2)</sup>	PCL	Program C	ounter (PC) L	east Significa	ant Byte					0000 0000	0000 0000
F83h <sup>(2)</sup>	STATUS	—	_	_	TO	PD	Z	DC	С	1 1000	q quuu
F84h <sup>(2)</sup>	FSR0L	Indirect Dat	ta Memory Ad	dress 0 Low	Pointer					0000 0000	uuuu uuuu
F85h <sup>(2)</sup>	FSR0H	Indirect Dat	ta Memory Ad	dress 0 High	Pointer					0000 0000	0000 0000
F86h <sup>(2)</sup>	FSR1L	Indirect Dat	ta Memory Ad	dress 1 Low	Pointer					0000 0000	uuuu uuuu
F87h <sup>(2)</sup>	FSR1H	Indirect Dat	ta Memory Ad	dress 1 High	Pointer					0000 0000	0000 0000
F88h <sup>(2)</sup>	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
F89h <sup>(2)</sup>	WREG	Working Re	egister							0000 0000	uuuu uuuu
F8Ah <sup>(1),(2)</sup>	PCLATH	_	Write Buffer	for the upper	7 bits of the I	Program Cour	nter			-000 0000	-000 0000
F8Bh <sup>(2)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 0000	0000 0000
F8Ch	_	Unimpleme	ented						1	_	_
FE3h	0747110				1	T	-		0.0000		
FE4h	STATUS_ SHAD						Z_SHAD	DC_SHAD	C_SHAD	xxx	uuu
FE5h	WREG	Working Re	egister Norma	l (Non-ICD) S	Shadow					XXXX XXXX	uuuu uuuu
	SHAD		- <u>-</u>								
FE6h	BSR_				Bank Select	Register Nor	mal (Non-ICI	D) Shadow		x xxxx	u uuuu
	SHAD										
FE7h	PCLATH_		Program Co	unter Latch H	ligh Register	Normal (Non-	ICD) Shadov	v		-xxx xxxx	uuuu uuuu
	SHAD										
FE8h	FSR0L_	Indirect Dat	ta Memory Ad	dress 0 Low	Pointer Norm	al (Non-ICD)	Shadow			XXXX XXXX	uuuu uuuu
	SHAD										
FE9h	FSR0H_	Indirect Dat	ta Memory Ad	dress 0 High	Pointer Norn	nal (Non-ICD)	Shadow			XXXX XXXX	uuuu uuuu
	SHAD										
FEAh	FSR1L_	Indirect Dat	ta Memory Ad	dress 1 Low	Pointer Norm	al (Non-ICD)	Shadow			XXXX XXXX	uuuu uuuu
	SHAD										
FEBh	FSR1H_ SHAD	Indirect Dat	ta Memory Ad	ldress 1 High	Pointer Norn	nal (Non-ICD)	Shadow			XXXX XXXX	uuuu uuuu
FECh	—	Unimpleme	ented							-	_
FEDh	STKPTR	_	_	_	Current Stad	k pointer				1 1111	1 1111
FEEh	TOSL	Top of Stac	k Low byte		1					XXXX XXXX	uuuu uuuu
FEFh	TOSH	· _ ·	Top of Stack	Hiah byte						-xxx xxxx	
Legend			•	• •	n condition -						and adda

#### TABLE 3-9: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.


**2:** These registers can be addressed from any bank.

3: Unimplemented, read as '1'.

# 3.4 PCL and PCLATH

The Program Counter (PC) is 15 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<14:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 3-3 shows the five situations for the loading of the PC.

FIGURE 3-3: LOADING OF PC IN DIFFERENT SITUATIONS



# 3.4.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<14:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper seven bits to the PCLATH register. When the lower eight bits are written to the PCL register, all 15 bits of the program counter will change to the values contained in the PCLATH register.

# 3.4.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to Application Note AN556, *"Implementing a Table Read"* (DS00556).

# 3.4.3 COMPUTED FUNCTION CALLS

A computed function CALL allows programs to maintain tables of functions and provide another way to execute state machines or look-up tables. When performing a table read using a computed function CALL, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block).

If using the CALL instruction, the PCH<2:0> and PCL registers are loaded with the operand of the CALL instruction. PCH<6:3> is loaded with PCLATH<6:3>.

The CALLW instruction enables computed calls by combining PCLATH and W to form the destination address. A computed CALLW is accomplished by loading the W register with the desired address and executing CALLW. The PCL register is loaded with the value of W and PCH is loaded with PCLATH.

#### 3.4.4 BRANCHING

The branching instructions add an offset to the PC. This allows relocatable code and code that crosses page boundaries. There are two forms of branching, BRW and BRA. The PC will have incremented to fetch the next instruction in both cases. When using either branching instruction, a PCL memory boundary may be crossed.

If using BRW, load the W register with the desired unsigned address and execute BRW. The entire PC will be loaded with the address PC + 1 + W.

If using BRA, the entire PC will be loaded with PC + 1 +, the signed value of the operand of the BRA instruction.

# 3.5 Stack

All devices have a 16-level x 15-bit wide hardware stack (refer to Figures 3-4 through 3-7). The stack space is not part of either program or data space. The PC is PUSHed onto the stack when CALL or CALLW instructions are executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer if the STVREN bit is programmed to '0' (Configuration Word 2). This means that after the stack has been PUSHed sixteen times, the seventeenth PUSH overwrites the value that was stored from the first PUSH. The eighteenth PUSH overwrites the second PUSH (and so on). The STKOVF and STKUNF flag bits will be set on an Overflow/Underflow, regardless of whether the Reset is enabled.

Note 1: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, CALLW, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

# 3.5.1 ACCESSING THE STACK

The stack is available through the TOSH, TOSL and STKPTR registers. STKPTR is the current value of the Stack Pointer. TOSH:TOSL register pair points to the TOP of the stack. Both registers are read/writable. TOS is split into TOSH and TOSL due to the 15-bit size of the PC. To access the stack, adjust the value of STKPTR, which will position TOSH:TOSL, then read/write to TOSH:TOSL. STKPTR is five bits to allow detection of overflow and underflow.

Note:	Care should be taken when modifying the
	STKPTR while interrupts are enabled.


During normal program operation, CALL, CALLW and Interrupts will increment STKPTR while RETLW, RETURN, and RETFIE will decrement STKPTR. At any time, STKPTR can be inspected to see how much stack is left. The STKPTR always points at the currently used place on the stack. Therefore, a CALL or CALLW will increment the STKPTR and then write the PC, and a return will unload the PC and then decrement the STKPTR.


Reference Figure 3-4 through Figure 3-7 for examples of accessing the stack.

# FIGURE 3-4: ACCESSING THE STACK EXAMPLE 1

TOSH:TOSL 0x0F	STKPTR = 0x1F Stack Reset Disabled (STVREN = 0)
0x0E	
0x0D	
0x0C	
0x0B	
0x0A	
0x09	Initial Stack Configuration:
0x08	After Reset, the stack is empty. The empty stack is initialized so the Stack
0x07	Pointer is pointing at 0x1F. If the Stack Overflow/Underflow Reset is enabled, the
0x06	TOSH/TOSL registers will return '0'. If the Stack Overflow/Underflow Reset is
0x05	disabled, the TOSH/TOSL registers will return the contents of stack address 0x0F.
0x04	
0x03	
0x02	
0x01	
0x00	
TOSH:TOSL 0x1F 0x0000	STKPTR = 0x1F Stack Reset Enabled (STVREN = 1)

FIGURE 3-5: ACCESSING THE STACK EXAMPLE 2





# 3.5.2 OVERFLOW/UNDERFLOW RESET

If the STVREN bit in Configuration Word 2 is programmed to '1', the device will be reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.


# 3.6 Indirect Addressing

The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the File Select Registers (FSR). If the FSRn address specifies one of the two INDFn registers, the read will return '0' and the write will not occur (though Status bits may be affected). The FSRn register value is created by the pair FSRnH and FSRnL.

The FSR registers form a 16-bit address that allows an addressing space with 65536 locations. These locations are divided into three memory regions:

- Traditional Data Memory
- Linear Data Memory
- Program Flash Memory






#### 3.6.1 TRADITIONAL DATA MEMORY

The traditional data memory is a region from FSR address 0x000 to FSR address 0xFFF. The addresses correspond to the absolute addresses of all SFR, GPR and common registers.






# 3.6.2 LINEAR DATA MEMORY

The linear data memory is the region from FSR address 0x2000 to FSR address 0x29AF. This region is a virtual region that points back to the 80-byte blocks of GPR memory in all the banks.

Unimplemented memory reads as 0x00. Use of the linear data memory region allows buffers to be larger than 80 bytes because incrementing the FSR beyond one bank will go directly to the GPR memory of the next bank.

The 16 bytes of common memory are not included in the linear data memory region.


FIGURE 3-10: LINEAR DATA MEMORY MAP



#### 3.6.3 PROGRAM FLASH MEMORY

To make constant data access easier, the entire program Flash memory is mapped to the upper half of the FSR address space. When the MSB of FSRnH is set, the lower 15 bits are the address in program memory which will be accessed through INDF. Only the lower 8 bits of each memory location is accessible via INDF. Writing to the program Flash memory cannot be accomplished via the FSR/INDF interface. All instructions that access program Flash memory via the FSR/INDF interface will require one additional instruction cycle to complete.

FIGURE 3-11: PROGRAM FLASH MEMORY MAP



# 4.0 DEVICE CONFIGURATION

Device configuration consists of Configuration Words, Code Protection and Device ID.

# 4.1 Configuration Words

There are several Configuration Word bits that allow different oscillator and memory protection options. These are implemented as Configuration Word 1 at 8007h and Configuration Word 2 at 8008h.

Note: The DEBUG bit in Configuration Words is managed automatically by device development tools including debuggers and programmers. For normal device operation, this bit should be maintained as a '1'.

# 4.2 Register Definitions: Configuration Words

# REGISTER 4-1: CONFIG1: CONFIGURATION WORD 1

	_						
		R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
		FCMEN	IESO	CLKOUTEN	BORE	EN<1:0>	CPD
		bit 13					bit 8
R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
CP	MCLRE	PWRTE	WD.	TE<1:0>		FOSC<2:0>	
bit 7							bit 0
Lanandi							
Legend: R = Readabl	le hit	P = Programn	able bit	U = Unimplem	onted hit rea	d as '1'	
'0' = Bit is cle		'1' = Bit is set		-n = Value whe			
	eareu	i – Dit is set					
bit 13	ECMEN: Fail	I-Safe Clock Mo	nitor Enable	bit			
Sit 10		Clock Monitor					
	0 = Fail-Safe	e Clock Monitor i	s disabled				
bit 12		al External Swite					
		External Switcho External Switcho					
bit 11		: Clock Out Ena		uisableu			
				oscillator function	on RA6/CLK	OUT	
		T function is ena					
bit 10-9		>: Brown-out Re	eset Enable b	oits <sup>(1)</sup>			
	11 = BOR er			dia alcha diine. Ola an			
				disabled in Sleep ne BORCON regi			
	00 = BOR di	-					
bit 8	CPD: Data C	Code Protection	bit <sup>(2)</sup>				
		mory code prote					
		mory code prote	ction is enab	oled			
bit 7		otection bit <sup>(3)</sup> memory code p	rotection is c	lisabled			
		memory code p					
bit 6	MCLRE: MC	LR/VPP Pin Fur	ction Select	bit			
	If LVP bit = 1						
	This bit is If LVP bit = 0	s ignored.					
			n is MCLR; V	Veak pull-up enabl	ed.		
				nput; MCLR intern		Weak pull-up un	der control o
		E3 bit.	(1)				
bit 5		wer-up Timer Er	able bit <sup>(1)</sup>				
	1 = PWRT d 0 = PWRT e						
					<b>-</b> -		
	-			cally enable Powe	-	off during	
2: TI			ciaseu wile	n the code protec			

3: The entire program memory will be erased when the code protection is turned off.

#### REGISTER 4-1: CONFIG1: CONFIGURATION WORD 1 (CONTINUED)

- bit 4-3 **WDTE<1:0>:** Watchdog Timer Enable bit
  - 11 = WDT enabled
    - 10 = WDT enabled while running and disabled in Sleep
    - 01 = WDT controlled by the SWDTEN bit in the WDTCON register
    - 00 = WDT disabled

bit 2-0 FOSC<2:0>: Oscillator Selection bits

- 111 = ECH: External Clock, High-Power mode (4-20 MHz): device clock supplied to CLKIN pin
- 110 = ECM: External Clock, Medium-Power mode (0.5-4 MHz): device clock supplied to CLKIN pin
- 101 = ECL: External Clock, Low-Power mode (0-0.5 MHz): device clock supplied to CLKIN pin
- 100 = INTOSC oscillator: I/O function on CLKIN pin
- 011 = EXTRC oscillator: External RC circuit connected to CLKIN pin
- 010 = HS oscillator: High-speed crystal/resonator connected between OSC1 and OSC2 pins
- 001 = XT oscillator: Crystal/resonator connected between OSC1 and OSC2 pins
- 000 = LP oscillator: Low-power crystal connected between OSC1 and OSC2 pins
- **Note 1:** Enabling Brown-out Reset does not automatically enable Power-up Timer.
  - 2: The entire data EEPROM will be erased when the code protection is turned off during
  - 3: The entire program memory will be erased when the code protection is turned off.

REGISTE	R 4-2: CON	FIG2: CONF	IGURATION				
		R/P-1	R/P-1	U-1	R/P-1	R/P-1	R/P-1
		LVP <sup>(1)</sup>	DEBUG <sup>(3)</sup>	_	BORV	STVREN	PLLEN
		bit 13				· · · · · · · · · · · · · · · · · · ·	bit 8
U-1	U-1	R/P-1	R/P-1	U-1	U-1	R/P-1	R/P-1
	_	VCAPE	N<1:0> <sup>(2)</sup>	—	_	WRT	<1:0>
bit 7							bit 0
Legend:							
R = Reada	able bit	P = Program	mable bit	U = Unimplen	nented bit, rea	d as '1'	
'0' = Bit is	cleared	'1' = Bit is se		-n = Value wh	en blank or af	ter Bulk Erase	
bit 13	1 = Low-volta	age programm	iming Enable bi ing enabled must be used fe		3		
bit 12	<b>DEBUG:</b> In-O 1 = In-Circuit	Circuit Debugg Debugger dis	er Mode bit <sup>(3)</sup> abled, ICSPCLł	K and ICSPDAT	are general p	ourpose I/O pins I to the debugge	
bit 11		nted: Read as					
bit 10	1 = Brown-ou	ut Reset voltag	oltage Selection le (Vbor), low tri le (Vbor), high t	ip point selected			
bit 9	1 = Stack Ov	erflow or Unde	Inderflow Rese orflow will cause orflow will not ca	e a Reset			
bit 8	<b>PLLEN:</b> PLL 1 = 4xPLL er 0 = 4xPLL di	nabled					
bit 7-5	Unimplemer	nted: Read as	'1'				
bit 4	VCAPEN: VC 00 = VCAP ft 01 = VCAP ft 10 = VCAP ft	oltage Regulate unctionality is e unctionality is e	or Capacitor En enabled on RA0 enabled on RA5 enabled on RA6				
bit 3-2	Unimplemer	nted: Read as	'1'				
bit 1-0	00 = VCAP fu 01 = VCAP fu 10 = VCAP fu	unctionality is e unctionality is e	Self-Write Prote enabled on RA0 enabled on RA5 enabled on RA6 pin				
Note 1: 2: 3: 4:	The LVP bit can Reads as '11' or The DEBUG bit i debuggers and p See Vbor parame	n PIC16LF1932 n Configuratio programmers. I	K only. n Words is man For normal devi	aged automatic ce operation, th	cally by device	development to	

#### REGISTER 4-2: CONFIG2: CONFIGURATION WORD 2

# 4.3 Code Protection

Code protection allows the device to be protected from unauthorized access. Program memory protection and data EEPROM protection are controlled independently. Internal access to the program memory and data EEPROM are unaffected by any code protection setting.

#### 4.3.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external reads and writes by the  $\overline{CP}$  bit in Configuration Words. When  $\overline{CP} = 0$ , external reads and writes of program memory are inhibited and a read will return all '0's. The CPU can continue to read program memory, regardless of the protection bit settings. Writing the program memory is dependent upon the write protection setting. See Section 4.4 "Write Protection" for more information.

# 4.3.2 DATA EEPROM PROTECTION

The entire data EEPROM is protected from external reads and writes by the CPD bit. When CPD = 0, external reads and writes of data EEPROM are inhibited. The CPU can continue to read and write data EEPROM regardless of the protection bit settings.

# 4.4 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as boot loader software, can be protected while allowing other regions of the program memory to be modified.

The WRT<1:0> bits in Configuration Words define the size of the program memory block that is protected.

# 4.5 User ID

Four memory locations (8000h-8003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See **Section 4.6 "Device ID and Revision ID**" for more information on accessing these memory locations. For more information on checksum calculation, see the "*PIC16F193X/LF193X/PIC16F194X/LF194X/PIC16LF 190X Memory Programming Specification*" (DS41397).


# 4.6 Device ID and Revision ID

The memory location 8006h is where the Device ID and Revision ID are stored. The upper nine bits hold the Device ID. The lower five bits hold the Revision ID. See Section 11.5 "User ID, Device ID and Configuration Word Access" for more information on accessing these memory locations.

Development tools, such as device programmers and debuggers, may be used to read the Device ID and Revision ID.

# 4.7 Register Definitions: Device ID

# REGISTER 4-3: DEVID: DEVICE ID REGISTER



# Legend:

R = Readable bit

'1' = Bit is set '0' = Bit is cleared

bit 13-5 **DEV<8:0>:** Device ID bits

Device	DEVID<13:0	> Values
Device	DEV<8:0>	REV<4:0>
PIC16F1933	10 0011 001	x xxxx
PIC16LF1933	10 0100 001	x xxxx

bit 4-0 REV<4:0>: Revision ID bits

These bits are used to identify the revision (see Table under DEV<8:0> above).

# 5.0 OSCILLATOR MODULE (WITH FAIL-SAFE CLOCK MONITOR)

# 5.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 5-1 illustrates a block diagram of the oscillator module.

Clock sources can be supplied from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system clock source can be supplied from one of two internal oscillators and PLL circuits, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal sources via software.
- Two-Speed Start-up mode, which minimizes latency between external oscillator start-up and code execution.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, EC or RC modes) and switch automatically to the internal oscillator.
- Oscillator Start-up Timer (OST) ensures stability of crystal oscillator sources


The oscillator module can be configured in one of eight clock modes.

- 1. ECL External Clock Low-Power mode (0 MHz to 0.5 MHz)
- 2. ECM External Clock Medium-Power mode (0.5 MHz to 4 MHz)
- 3. ECH External Clock High-Power mode (4 MHz to 32 MHz)
- 4. LP 32 kHz Low-Power Crystal mode.
- 5. XT Medium Gain Crystal or Ceramic Resonator Oscillator mode (up to 4 MHz)
- HS High Gain Crystal or Ceramic Resonator mode (4 MHz to 20 MHz)
- 7. RC External Resistor-Capacitor (RC).
- 8. INTOSC Internal oscillator (31 kHz to 32 MHz).

Clock Source modes are selected by the FOSC<2:0> bits in the Configuration Words. The FOSC bits determine the type of oscillator that will be used when the device is first powered.

The EC clock mode relies on an external logic level signal as the device clock source. The LP, XT, and HS clock modes require an external crystal or resonator to be connected to the device. Each mode is optimized for a different frequency range. The RC clock mode requires an external resistor and capacitor to set the oscillator frequency.

The INTOSC internal oscillator block produces low, medium, and high-frequency clock sources, designated LFINTOSC, MFINTOSC and HFINTOSC. (see Internal Oscillator Block, Figure 5-1). A wide selection of device clock frequencies may be derived from these three clock sources.



#### FIGURE 5-1: SIMPLIFIED PIC<sup>®</sup> MCU CLOCK SOURCE BLOCK DIAGRAM

# 5.2 Clock Source Types

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function. Examples are: oscillator modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes) and Resistor-Capacitor (RC) mode circuits.

Internal clock sources are contained within the oscillator module. The internal oscillator block has two internal oscillators and a dedicated Phase-Lock Loop (HFPLL) that are used to generate three internal system clock sources: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC), 500 kHz (MFINTOSC) and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bits in the OSCCON register. See Section 5.3 "Clock Switching" for additional information.

#### 5.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in the Configuration Words to select an external clock source that will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to:
  - Timer1 oscillator during run-time, or
  - An external clock source determined by the value of the FOSC bits.

See **Section 5.3 "Clock Switching**" for more information.

# 5.2.1.1 EC Mode

The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. Figure 5-2 shows the pin connections for EC mode.


EC mode has three power modes to select from through Configuration Words:

- High power, 4-32 MHz (FOSC = 111)
- Medium power, 0.5-4 MHz (FOSC = 110)
- Low power, 0-0.5 MHz (FOSC = 101)

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC<sup>®</sup> MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.



#### EXTERNAL CLOCK (EC) MODE OPERATION



# 5.2.1.2 LP, XT, HS Modes

The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 5-3). The three modes select a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.

**LP** Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is designed to drive only 32.768 kHz tuning-fork type crystals (watch crystals).


**XT** Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification.

**HS** Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting.

Figure 5-3 and Figure 5-4 show typical circuits for quartz crystal and ceramic resonators, respectively.


#### FIGURE 5-3:

#### QUARTZ CRYSTAL OPERATION (LP, XT OR HS MODE)



- according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
  - **2:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.
  - **3:** For oscillator design assistance, reference the following Microchip Applications Notes:
    - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC<sup>®</sup> and PIC<sup>®</sup> Devices" (DS00826)
    - AN849, "Basic PIC<sup>®</sup> Oscillator Design" (DS00849)
    - AN943, "Practical PIC<sup>®</sup> Oscillator Analysis and Design" (DS00943)
    - AN949, "Making Your Oscillator Work" (DS00949)

#### FIGURE 5-4: CERAMIC RESONATOR OPERATION



- 2: The value of RF varies with the Oscillator mode selected (typically between 2 M $\Omega$  to 10 M $\Omega$ ).
- **3:** An additional parallel feedback resistor (RP) may be required for proper ceramic resonator operation.

# 5.2.1.3 Oscillator Start-up Timer (OST)

If the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR) and when the Power-up Timer (PWRT) has expired (if configured), or a wake-up from Sleep. During this time, the program counter does not increment and program execution is suspended unless either FSCM or Two-Speed Start-Up are enabled. In this case code will continue to execute at the selected INTOSC frequency while the OST is counting. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module.

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Clock Start-up mode can be selected (see Section 5.4 "Two-Speed Clock Start-up Mode").

# 5.2.1.4 4x PLL

The oscillator module contains a 4x PLL that can be used with both external and internal clock sources to provide a system clock source. The input frequency for the 4x PLL must fall within specifications. See the PLL Clock Timing specifications in **Section 30.0 "Electrical Specifications"**.

The 4x PLL may be enabled for use by one of two methods:


- 1. Program the PLLEN bit in Configuration Words to a '1'.
- Write the SPLLEN bit in the OSCCON register to a '1'. If the PLLEN bit in Configuration Words is programmed to a '1', then the value of SPLLEN is ignored.

# 5.2.1.5 TIMER1 Oscillator

The Timer1 oscillator is a separate crystal oscillator that is associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the T1OSO and T1OSI device pins.

The Timer1 oscillator can be used as an alternate system clock source and can be selected during run-time using clock switching. Refer to **Section 5.3 "Clock Switching"** for more information.





- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
  - **2:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.
  - **3:** For oscillator design assistance, reference the following Microchip Applications Notes:
    - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC<sup>®</sup> and PIC<sup>®</sup> Devices" (DS00826)
    - AN849, "Basic PIC<sup>®</sup> Oscillator Design" (DS00849)
    - AN943, "Practical PIC<sup>®</sup> Oscillator Analysis and Design" (DS00943)
    - AN949, "Making Your Oscillator Work" (DS00949)
    - TB097, "Interfacing a Micro Crystal MS1V-T1K 32.768 kHz Tuning Fork Crystal to a PIC16F690/SS" (DS91097)
    - AN1288, "Design Practices for Low-Power External Oscillators" (DS01288)


# 5.2.1.6 External RC Mode

The external Resistor-Capacitor (RC) modes support the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required.

The RC circuit connects to OSC1. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. The function of the OSC2/CLKOUT pin is determined by the CLKOUTEN bit in Configuration Words.

Figure 5-6 shows the external RC mode connections.

#### FIGURE 5-6: EXTERNAL RC MODES



The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. Other factors affecting the oscillator frequency are:

- threshold voltage variation
- component tolerances
- packaging variations in capacitance

The user also needs to take into account variation due to tolerance of external RC components used.

# 5.2.2 INTERNAL CLOCK SOURCES

The device may be configured to use the internal oscillator block as the system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in Configuration Words to select the INTOSC clock source, which will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to the internal oscillator during run-time. See Section 5.3 "Clock Switching"for more information.

In **INTOSC** mode, OSC1/CLKIN is available for general purpose I/O. OSC2/CLKOUT is available for general purpose I/O or CLKOUT.

The function of the OSC2/CLKOUT pin is determined by the CLKOUTEN bit in Configuration Words.

The internal oscillator block has two independent oscillators and a dedicated Phase-Lock Loop, HFPLL that can produce one of three internal system clock sources.

- 1. The **HFINTOSC** (High-Frequency Internal Oscillator) is factory calibrated and operates at 16 MHz. The HFINTOSC source is generated from the 500 kHz MFINTOSC source and the dedicated Phase-Lock Loop, HFPLL. The frequency of the HFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 5-3).
- The MFINTOSC (Medium-Frequency Internal Oscillator) is factory calibrated and operates at 500 kHz. The frequency of the MFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 5-3).
- 3. The **LFINTOSC** (Low-Frequency Internal Oscillator) is uncalibrated and operates at 31 kHz.

# 5.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 16 MHz internal clock source. The frequency of the HFINTOSC can be altered via software using the OSCTUNE register (Register 5-3).

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). One of multiple frequencies derived from the HFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.7 "Internal Oscillator Clock Switch Timing" for more information.

The HFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'.

A fast start-up oscillator allows internal circuits to power-up and stabilize before switching to HFINTOSC.

The High-Frequency Internal Oscillator Ready bit (HFIOFR) of the OSCSTAT register indicates when the HFINTOSC is running.

The High-Frequency Internal Oscillator Status Locked bit (HFIOFL) of the OSCSTAT register indicates when the HFINTOSC is running within 2% of its final value.

The High-Frequency Internal Oscillator Stable bit (HFIOFS) of the OSCSTAT register indicates when the HFINTOSC is running within 0.5% of its final value.

# 5.2.2.2 MFINTOSC

The Medium-Frequency Internal Oscillator (MFINTOSC) is a factory calibrated 500 kHz internal clock source. The frequency of the MFINTOSC can be altered via software using the OSCTUNE register (Register 5-3).

The output of the MFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). One of nine frequencies derived from the MFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.7 "Internal Oscillator Clock Switch Timing" for more information.

The MFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

The Medium Frequency Internal Oscillator Ready bit (MFIOFR) of the OSCSTAT register indicates when the MFINTOSC is running.

#### 5.2.2.3 Internal Oscillator Frequency Adjustment

The 500 kHz internal oscillator is factory calibrated. This internal oscillator can be adjusted in software by writing to the OSCTUNE register (Register 5-3). Since the HFINTOSC and MFINTOSC clock sources are derived from the 500 kHz internal oscillator a change in the OSCTUNE register value will apply to both.

The default value of the OSCTUNE register is '0'. The value is a 6-bit two's complement number. A value of 1Fh will provide an adjustment to the maximum frequency. A value of 20h will provide an adjustment to the minimum frequency.

When the OSCTUNE register is modified, the oscillator frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

# 5.2.2.4 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is an uncalibrated 31 kHz internal clock source.

The output of the LFINTOSC connects to a multiplexer (see Figure 5-1). Select 31 kHz, via software, using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.7 "Internal Oscillator Clock Switch Timing" for more information. The LFINTOSC is also the frequency for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled by selecting 31 kHz (IRCF<3:0> bits of the OSCCON register = 000) as the system clock source (SCS bits of the OSCCON register = 1x), or when any of the following are enabled:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired LF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

Peripherals that use the LFINTOSC are:

- Power-up Timer (PWRT)
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor (FSCM)

The Low-Frequency Internal Oscillator Ready bit (LFIOFR) of the OSCSTAT register indicates when the LFINTOSC is running.

#### 5.2.2.5 Internal Oscillator Frequency Selection

The system clock speed can be selected via software using the Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register.

The output of the 16 MHz HFINTOSC and 31 kHz LFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). The Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register select the frequency output of the internal oscillators. One of the following frequencies can be selected via software:

- 32 MHz (requires 4x PLL)
- 16 MHz
- 8 MHz
- 4 MHz
- 2 MHz
- 1 MHz
- 500 kHz (default after Reset)
- 250 kHz
- 125 kHz
- 62.5 kHz
- 31.25 kHz
- 31 kHz (LFINTOSC)

Note:	Following any Reset, the IRCF<3:0> bits
	of the OSCCON register are set to '0111'
	and the frequency selection is set to
	500 kHz. The user can modify the IRCF
	bits to select a different frequency.

The IRCF<3:0> bits of the OSCCON register allow duplicate selections for some frequencies. These duplicate choices can offer system design trade-offs. Lower power consumption can be obtained when changing oscillator sources for a given frequency. Faster transition times can be obtained between frequency changes that use the same oscillator source.

#### 5.2.2.6 32 MHz Internal Oscillator Frequency Selection

The Internal Oscillator Block can be used with the 4x PLL associated with the External Oscillator Block to produce a 32 MHz internal system clock source. The following settings are required to use the 32 MHz internal clock source:

- The FOSC bits in Configuration Words must be set to use the INTOSC source as the device system clock (FOSC<2:0> = 100).
- The SCS bits in the OSCCON register must be cleared to use the clock determined by FOSC<2:0> in Configuration Words (SCS<1:0> = 00).
- The IRCF bits in the OSCCON register must be set to the 8 MHz HFINTOSC set to use (IRCF<3:0> = 1110).
- The SPLLEN bit in the OSCCON register must be set to enable the 4x PLL, or the PLLEN bit of the Configuration Words must be programmed to a '1'.
- Note: When using the PLLEN bit of the Configuration Words, the 4x PLL cannot be disabled by software and the 8 MHz HFINTOSC option will no longer be available.

The 4x PLL is not available for use with the internal oscillator when the SCS bits of the OSCCON register are set to '1x'. The SCS bits must be set to '00' to use the 4x PLL with the internal oscillator.

# 5.2.2.7 Internal Oscillator Clock Switch Timing

When switching between the HFINTOSC, MFINTOSC and the LFINTOSC, the new oscillator may already be shut down to save power (see Figure 5-7). If this is the case, there is a delay after the IRCF<3:0> bits of the OSCCON register are modified before the frequency selection takes place. The OSCSTAT register will reflect the current active status of the HFINTOSC, MFINTOSC and LFINTOSC oscillators. The sequence of a frequency selection is as follows:

- 1. IRCF<3:0> bits of the OSCCON register are modified.
- 2. If the new clock is shut down, a clock start-up delay is started.
- 3. Clock switch circuitry waits for a falling edge of the current clock.
- 4. The current clock is held low and the clock switch circuitry waits for a rising edge in the new clock.
- 5. The new clock is now active.
- 6. The OSCSTAT register is updated as required.
- 7. Clock switch is complete.

See Figure 5-7 for more details.

If the internal oscillator speed is switched between two clocks of the same source, there is no start-up delay before the new frequency is selected. Clock switching time delays are shown in Table 5-1.

Start-up delay specifications are located in the oscillator tables in Section 30.0 "Electrical Specifications".

FIGURE 5-7:	INTERNAL OSCILLATOR SWITCH TIMING
HFINTOSC/-+	LFINTOSC (FSCM and WDT disabled)
MFINTOSC	
HFINTOSC/ MFINTOSC	Start-up Time 2-cycle Sync Running
LFINTOSC	
IRCF <3:0>	$\neq 0$ $X = 0$
System Clock	
HFINTOSC/→ MFINTOSC	LFINTOSC (Either FSCM or WDT enabled)
HFINTOSC/ MFINTOSC	2-cycle Sync Running
LFINTOSC	
IRCF <3:0>	$\neq 0$ $X = 0$
System Clock	
LFINTOSC →	HFINTOSC/MFINTOSC
	LFINTOSC turns off unless WDT or FSCM is enabled
LFINTOSC	
	Start-up Time 2-cycle Sync Running
HFINTOSC/ MFINTOSC	
IRCF <3:0>	= 0 X ≠ 0
System Clock	

# 5.3 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bits of the OSCCON register. The following clock sources can be selected using the SCS bits:

- Default system oscillator determined by FOSC bits in Configuration Words
- Timer1 32 kHz crystal oscillator
- Internal Oscillator Block (INTOSC)

#### 5.3.1 SYSTEM CLOCK SELECT (SCS) BITS

The System Clock Select (SCS) bits of the OSCCON register selects the system clock source that is used for the CPU and peripherals.

- When the SCS bits of the OSCCON register = 00, the system clock source is determined by value of the FOSC<2:0> bits in the Configuration Words.
- When the SCS bits of the OSCCON register = 01, the system clock source is the Timer1 oscillator.
- When the SCS bits of the OSCCON register = 1x, the system clock source is chosen by the internal oscillator frequency selected by the IRCF<3:0> bits of the OSCCON register. After a Reset, the SCS bits of the OSCCON register are always cleared.

Note:	Any automatic clock switch, which may
	occur from Two-Speed Start-up or
	Fail-Safe Clock Monitor, does not update
	the SCS bits of the OSCCON register. The
	user can monitor the OSTS bit of the
	OSCSTAT register to determine the current
	system clock source.

When switching between clock sources, a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 5-1.

# 5.3.2 OSCILLATOR START-UP TIMER STATUS (OSTS) BIT

The Oscillator Start-up Timer Status (OSTS) bit of the OSCSTAT register indicates whether the system clock is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Words, or from the internal clock source. In particular, OSTS indicates that the Oscillator Start-up Timer (OST) has counted 1024 clock cycles for LP, XT or HS modes. The OST does not reflect the status of the Timer1 oscillator.

# 5.3.3 TIMER1 OSCILLATOR

The Timer1 oscillator is a separate crystal oscillator associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the T1OSO and T1OSI device pins.

The Timer1 oscillator is enabled using the T1OSCEN control bit in the T1CON register. See Section 21.0 "Timer1 Module with Gate Control" for more information about the Timer1 peripheral.

#### 5.3.4 TIMER1 OSCILLATOR READY (T1OSCR) BIT

The user must ensure that the Timer1 oscillator is ready to be used before it is selected as a system clock source. The Timer1 Oscillator Ready (T1OSCR) bit of the OSCSTAT register indicates whether the Timer1 oscillator is ready to be used. After the T1OSCR bit is set, the SCS bits can be configured to select the Timer1 oscillator.

# 5.4 Two-Speed Clock Start-up Mode

Two-Speed Start-up mode provides additional power savings by minimizing the latency between external oscillator start-up and code execution. In applications that make heavy use of the Sleep mode, Two-Speed Start-up will remove the external oscillator start-up time from the time spent awake and can reduce the overall power consumption of the device. This mode allows the application to wake-up from Sleep, perform a few instructions using the INTOSC internal oscillator block as the clock source and go back to Sleep without waiting for the external oscillator to become stable.

Two-Speed Start-up provides benefits when the oscillator module is configured for LP, XT or HS modes. The Oscillator Start-up Timer (OST) is enabled for these modes and must count 1024 oscillations before the oscillator can be used as the system clock source.

If the oscillator module is configured for any mode other than LP, XT or HS mode, then Two-Speed Start-up is disabled. This is because the external clock oscillator does not require any stabilization time after POR or an exit from Sleep.

If the OST count reaches 1024 before the device enters Sleep mode, the OSTS bit of the OSCSTAT register is set and program execution switches to the external oscillator. However, the system may never operate from the external oscillator if the time spent awake is very short.

Note:	Executing a SLEEP instruction will abort
	the oscillator start-up time and will cause
	the OSTS bit of the OSCSTAT register to
	remain clear.

#### 5.4.1 TWO-SPEED START-UP MODE CONFIGURATION

Two-Speed Start-up mode is configured by the following settings:

- IESO (of the Configuration Words) = 1; Internal/External Switchover bit (Two-Speed Start-up mode enabled).
- SCS (of the OSCCON register) = 00.
- FOSC<2:0> bits in the Configuration Words configured for LP, XT or HS mode.

Two-Speed Start-up mode is entered after:

- Power-on Reset (POR) and, if enabled, after Power-up Timer (PWRT) has expired, or
- · Wake-up from Sleep.

Note: When FSCM is enabled, Two-Speed Start-Up will automatically be enabled.

TABLE 5-1:	OSCILLATOR SWITCHING DELAYS
------------	-----------------------------

Switch From	Switch To	Frequency	Oscillator Delay	
Sleep/POR	LFINTOSC <sup>(1)</sup> MFINTOSC <sup>(1)</sup> HFINTOSC <sup>(1)</sup>	31 kHz 31.25 kHz-500 kHz 31.25 kHz-16 MHz	2 cycles	
Sleep/POR	EC, RC <sup>(1)</sup>	DC – 32 MHz	2 cycles	
LFINTOSC	EC, RC <sup>(1)</sup>	DC – 32 MHz	1 cycle of each	
Sleep/POR	Timer1 Oscillator LP, XT, HS <sup>(1)</sup>	32 kHz-20 MHz	1024 Clock Cycles (OST)	
Any clock source	MFINTOSC <sup>(1)</sup> HFINTOSC <sup>(1)</sup>	31.25 kHz-500 kHz 31.25 kHz-16 MHz	2 μs (approx.)	
Any clock source	LFINTOSC <sup>(1)</sup>	31 kHz	1 cycle of each	
Any clock source	Timer1 Oscillator	32 kHz	1024 Clock Cycles (OST)	
PLL inactive PLL active		16-32 MHz	2 ms (approx.)	

Note 1: PLL inactive.

# 5.4.2 TWO-SPEED START-UP SEQUENCE

- 1. Wake-up from Power-on Reset or Sleep.
- 2. Instructions begin execution by the internal oscillator at the frequency set in the IRCF<3:0> bits of the OSCCON register.
- 3. OST enabled to count 1024 clock cycles.
- 4. OST timed out, wait for falling edge of the internal oscillator.
- 5. OSTS is set.
- 6. System clock held low until the next falling edge of new clock (LP, XT or HS mode).
- 7. System clock is switched to external clock source.

# $INTOSC \longrightarrow for the second seco$

#### FIGURE 5-8: TWO-SPEED START-UP


# 5.4.3 CHECKING TWO-SPEED CLOCK STATUS

Checking the state of the OSTS bit of the OSCSTAT register will confirm if the microcontroller is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Words, or the internal oscillator.

# 5.5 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the device to continue operating should the external oscillator fail. The FSCM can detect oscillator failure any time after the Oscillator Start-up Timer (OST) has expired. The FSCM is enabled by setting the FCMEN bit in the Configuration Words. The FSCM is applicable to all external Oscillator modes (LP, XT, HS, EC, Timer1 Oscillator and RC).

FIGURE 5-9: FSCM BLOCK DIAGRAM



# 5.5.1 FAIL-SAFE DETECTION

The FSCM module detects a failed oscillator by comparing the external oscillator to the FSCM sample clock. The sample clock is generated by dividing the LFINTOSC by 64. See Figure 5-9. Inside the fail detector block is a latch. The external clock sets the latch on each falling edge of the external clock. The sample clock clears the latch on each rising edge of the sample clock. A failure is detected when an entire half-cycle of the sample clock elapses before the external clock goes low.

# 5.5.2 FAIL-SAFE OPERATION

When the external clock fails, the FSCM switches the device clock to an internal clock source and sets the bit flag OSFIF of the PIR2 register. Setting this flag will generate an interrupt if the OSFIE bit of the PIE2 register is also set. The device firmware can then take steps to mitigate the problems that may arise from a failed clock. The system clock will continue to be sourced from the internal clock source until the device firmware successfully restarts the external oscillator and switches back to external operation.

The internal clock source chosen by the FSCM is determined by the IRCF<3:0> bits of the OSCCON register. This allows the internal oscillator to be configured before a failure occurs.

# 5.5.3 FAIL-SAFE CONDITION CLEARING


The Fail-Safe condition is cleared after a Reset, executing a SLEEP instruction or changing the SCS bits of the OSCCON register. When the SCS bits are changed, the OST is restarted. While the OST is running, the device continues to operate from the INTOSC selected in OSCCON. When the OST times out, the Fail-Safe condition is cleared after successfully switching to the external clock source. The OSFIF bit should be cleared prior to switching to the external clock source. If the Fail-Safe condition still exists, the OSFIF flag will again become set by hardware.

#### 5.5.4 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect an oscillator failure after the Oscillator Start-up Timer (OST) has expired. The OST is used after waking up from Sleep and after any type of Reset. The OST is not used with the EC or RC Clock modes so that the FSCM will be active as soon as the Reset or wake-up has completed. When the FSCM is enabled, the Two-Speed Start-up is also enabled. Therefore, the device will always be executing code while the OST is operating.

Note: Due to the wide range of oscillator start-up times, the Fail-Safe circuit is not active during oscillator start-up (i.e., after exiting Reset or Sleep). After an appropriate amount of time, the user should check the Status bits in the OSCSTAT register to verify the oscillator start-up and that the system clock switchover has successfully completed.





# 5.6 Register Definitions: Oscillator Control

# REGISTER 5-1: OSCCON: OSCILLATOR CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-1/1	R/W-1/1	R/W-1/1	U-0	R/W-0/0	R/W-0/0
SPLLEN		IRCF	<3:0>		_	SCS	<1:0>
bit 7							bit 0
Legend:							
R = Readable		W = Writable		U = Unimplem			
u = Bit is unch	nanged	x = Bit is unkr	iown	-n/n = Value a	t POR and BO	OR/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	If PLLEN in ( SPLLEN bit i	Configuration W s enabled	ords = <u>1:</u> LL is always e	nabled (subject	to oscillator r	equirements)	
bit 6-3	1111 = 16 M 1110 = 8 M 1101 = 4 M 1100 = 2 M 1011 = 1 M 1010 = 500 1001 = 250 1000 = 125	Hz or 32 MHz H Hz HF Hz HF kHz HF <sup>(1)</sup> kHz HF <sup>(1)</sup> kHz HF <sup>(1)</sup> kHz MF (defau kHz MF kHz MF kHz MF 5 kHz MF 25 kHz HF <sup>(1)</sup> 25 kHz MF	IF(see <mark>Sectio</mark>	n 5.2.2.1 "HFIN	ITOSC")		
bit 2	Unimplemented: Read as '0'						
bit 1-0	SCS<1:0>: System Clock Select bits 1x = Internal oscillator block 01 = Timer1 oscillator 00 = Clock determined by FOSC<2:0> in Configuration Words.						

Note 1: Duplicate frequency derived from HFINTOSC.

HFIOFS					
bit 0					
Il other Resets					
rds					
1 = HFINTOSC is ready 0 = HFINTOSC is not ready					

# REGISTER 5-2: OSCSTAT: OSCILLATOR STATUS REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	_			TUN	<5:0>		
bit 7							bit 0
Legend:							
R = Readal	ble bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is ur	nchanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is s	et	'0' = Bit is cle	ared				
bit 7-6	Unimpleme	ented: Read as '	0'				
bit 5-0	TUN<5:0>:	Frequency Tuni	ng bits				
	100000 =	Minimum freque	ncy				
	•						
	•						
	• 111111 =						
		Oscillator module	e is running at	the factory-cali	brated frequen	cv	
	000001 =			, ,, ,		- ,	
	•						
	•						
	•						
	011110 =	Movimum froque	2004				
	011111 =	Maximum freque	ency				

# REGISTER 5-3: OSCTUNE: OSCILLATOR TUNING REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	SPLLEN		IRCF	IRCF<3:0> — SCS<1:0>				<1:0>	66
OSCSTAT	T1OSCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	67
OSCTUNE	_	_		TUN<5:0>					68
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	-	CCP2IE	84
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	_	CCP2IF	87
T1CON	TMR1C	:S<1:0>	T1CKP	S<1:0>	T10SCEN	T1SYNC	_	TMR10N	183

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

# TABLE 5-3: SUMMARY OF CONFIGURATION WORD WITH CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8	_		FCMEN	IESO	CLKOUTEN	BOREI	N<1:0>	CPD	40
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE	=<1:0>		FOSC<2:0>		46
0015100	13:8	_	_	LVP	DEBUG	_	BORV	STVREN	PLLEN	10
CONFIG2	7:0	_		VCAPEN	l<1:0> <sup>(1)</sup>	_		WRT	<1:0>	48

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

Note 1: PIC16F1933 only.

# 6.0 RESETS


There are multiple ways to reset this device:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- Stack Overflow
- Stack Underflow
- Programming mode exit

To allow VDD to stabilize, an optional power-up timer can be enabled to extend the Reset time after a BOR or POR event.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 6-1.

# FIGURE 6-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



# 6.1 Power-On Reset (POR)

The POR circuit holds the device in Reset until VDD has reached an acceptable level for minimum operation. Slow rising VDD, fast operating speeds or analog performance may require greater than minimum VDD. The PWRT, BOR or MCLR features can be used to extend the start-up period until all device operation conditions have been met.

#### 6.1.1 POWER-UP TIMER (PWRT)

The Power-up Timer provides a nominal 64 ms timeout on POR or Brown-out Reset.

The device is held in Reset as long as PWRT is active. The PWRT delay allows additional time for the VDD to rise to an acceptable level. The Power-up Timer is enabled by clearing the PWRTE bit in Configuration Words.

The Power-up Timer starts after the release of the POR and BOR.

For additional information, refer to Application Note AN607, *"Power-up Trouble Shooting"* (DS00607).

# 6.2 Brown-Out Reset (BOR)

The BOR circuit holds the device in Reset when VDD reaches a selectable minimum level. Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

The Brown-out Reset module has four operating modes controlled by the BOREN<1:0> bits in Configuration Words. The four operating modes are:

- · BOR is always on
- · BOR is off when in Sleep
- · BOR is controlled by software
- · BOR is always off

Refer to Table 6-3 for more information.

The Brown-out Reset voltage level is selectable by configuring the BORV bit in Configuration Words.

A VDD noise rejection filter prevents the BOR from triggering on small events. If VDD falls below VBOR for a duration greater than parameter TBORDC, the device will reset. See Figure 6-2 for more information.

BOREN<1:0>	SBOREN	Device Mode	BOR Mode	Instruction Execution upon: Release of POR or Wake-up from Sleep
11	Х	Х	Active	Waits for BOR ready <sup>(1)</sup> (BORRDY = 1)
1.0		Awake	Active	White for BOD ready (BODDDY = 1)
10	Х	Sleep	Disabled	Waits for BOR ready (BORRDY = 1)
0.1	1	х	Active	Waits for BOR ready <sup>(1)</sup> (BORRDY = 1)
01	0	х	Disabled	Regine immediately (RORDDY =)
00	Х	х	Disabled	Begins immediately (BORRDY = x)

#### TABLE 6-1: BOR OPERATING MODES

**Note 1:** In these specific cases, "Release of POR" and "Wake-up from Sleep", there is no delay in start-up. The BOR ready flag, (BORRDY = 1), will be set before the CPU is ready to execute instructions because the BOR circuit is forced on by the BOREN<1:0> bits.

# 6.2.1 BOR IS ALWAYS ON

When the BOREN bits of Configuration Words are programmed to '11', the BOR is always on. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is active during Sleep. The BOR does not delay wake-up from Sleep.

#### 6.2.2 BOR IS OFF IN SLEEP

When the BOREN bits of Configuration Words are programmed to '10', the BOR is on, except in Sleep. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.


BOR protection is not active during Sleep. The device wake-up will be delayed until the BOR is ready.

# 6.2.3 BOR CONTROLLED BY SOFTWARE

When the BOREN bits of Configuration Words are programmed to '01', the BOR is controlled by the SBOREN bit of the BORCON register. The device startup is not delayed by the BOR ready condition or the VDD level.

BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.



# 6.3 Register Definitions: BOR Control

# REGISTER 6-1: BORCON: BROWN-OUT RESET CONTROL REGISTER

R/W-1/u	U-0	U-0	U-0	U-0	U-0	U-0	R-q/u
SBOREN	—	—	—	—	—	—	BORRDY
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition

bit 7	SBOREN: Software Brown-out Reset Enable bit
	If BOREN <1:0> in Configuration Words ≠ 01:
	SBOREN is read/write, but has no effect on the BOR.
	If BOREN <1:0> in Configuration Words = 01:
	1 = BOR Enabled
	0 = BOR Disabled
bit 6-1	Unimplemented: Read as '0'
bit 0	BORRDY: Brown-out Reset Circuit Ready Status bit
	1 = The Brown-out Reset circuit is active
	0 = The Brown-out Reset circuit is inactive

# 6.4 MCLR

The  $\overline{\text{MCLR}}$  is an optional external input that can reset the device. The  $\overline{\text{MCLR}}$  function is controlled by the MCLRE bit of Configuration Words and the LVP bit of Configuration Words (Table 6-2).

MCLRE	LVP	MCLR
0	0	Disabled
1	0	Enabled
х	1	Enabled

# 6.4.1 MCLR ENABLED

When MCLR is enabled and the pin is held low, the device is held in Reset. The MCLR pin is connected to VDD through an internal weak pull-up.

The device has a noise filter in the  $\overline{\text{MCLR}}$  Reset path. The filter will detect and ignore small pulses.

**Note:** A Reset does not drive the MCLR pin low.

#### 6.4.2 MCLR DISABLED

When MCLR is disabled, the pin functions as a general purpose input and the internal weak pull-up is under software control. See Section 12.6 "PORTE Registers" for more information.

# 6.5 Watchdog Timer (WDT) Reset

The Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The  $\overline{TO}$  and  $\overline{PD}$  bits in the STATUS register are changed to indicate the WDT Reset. See Section 10.0 "Watchdog Timer (WDT)" for more information.

#### 6.6 RESET Instruction

A RESET instruction will cause a device Reset. The  $\overline{R}$  bit in the PCON register will be set to '0'. See Table 6-4 for default conditions after a RESET instruction has occurred.

#### 6.7 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or Underflows. The STKOVF or STKUNF bits of the PCON register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in Configuration Words. See Section 3.5.2 "Overflow/Underflow Reset" for more information.

# 6.8 **Programming Mode Exit**

Upon exit of Programming mode, the device will behave as if a POR had just occurred.

# 6.9 Power-up Timer

The Power-up Timer optionally delays device execution after a BOR or POR event. This timer is typically used to allow VDD to stabilize before allowing the device to start running.

The Power-up Timer is controlled by the PWRTE bit of Configuration Words.


# 6.10 Start-up Sequence

Upon the release of a POR or BOR, the following must occur before the device will begin executing:

- 1. Power-up Timer runs to completion (if enabled).
- 2. Oscillator start-up timer runs to completion (if required for oscillator source).
- 3. MCLR must be released (if enabled).

The total time-out will vary based on oscillator configuration and Power-up Timer configuration. See Section 5.0 "Oscillator Module (with Fail-Safe Clock Monitor)" for more information.

The Power-up Timer and oscillator start-up timer run independently of MCLR Reset. If MCLR is kept low long enough, the Power-up Timer and oscillator start-up timer will expire. Upon bringing MCLR high, the device will begin execution immediately (see Figure 6-3). This is useful for testing purposes or to synchronize more than one device operating in parallel.



#### 6.11 Determining the Cause of a Reset

Upon any Reset, multiple bits in the STATUS and PCON register are updated to indicate the cause of the Reset. Table 6-3 and Table 6-4 show the Reset conditions of these registers.

STKOVF	STKUNF	RMCLR	RI	POR	BOR	то	PD	Condition
0	0	1	1	0	х	1	1	Power-on Reset
0	0	1	1	0	х	0	х	Illegal, $\overline{\text{TO}}$ is set on $\overline{\text{POR}}$
0	0	1	1	0	х	х	0	Illegal, PD is set on POR
0	0	1	1	u	0	1	1	Brown-out Reset
u	u	u	u	u	u	0	u	WDT Reset
u	u	u	u	u	u	0	0	WDT Wake-up from Sleep
u	u	u	u	u	u	1	0	Interrupt Wake-up from Sleep
u	u	0	u	u	u	u	u	MCLR Reset during normal operation
u	u	0	u	u	u	1	0	MCLR Reset during Sleep
u	u	u	0	u	u	u	u	RESET Instruction Executed
1	u	u	u	u	u	u	u	Stack Overflow Reset (STVREN = 1)
u	1	u	u	u	u	u	u	Stack Underflow Reset (STVREN = 1)

TABLE 6-3: RESET STATUS BITS AND THEIR SIGNIFICANCE

### TABLE 6-4: RESET CONDITION FOR SPECIAL REGISTERS<sup>(2)</sup>

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	0000h	1 1000	00 110x
MCLR Reset during normal operation	0000h	u uuuu	uu Ouuu
MCLR Reset during Sleep	0000h	1 Ouuu	uu Ouuu
WDT Reset	0000h	0 uuuu	uu uuuu
WDT Wake-up from Sleep	PC + 1	0 Ouuu	uu uuuu
Brown-out Reset	0000h	1 luuu	00 11u0
Interrupt Wake-up from Sleep	PC + 1 <sup>(1)</sup>	1 Ouuu	uu uuuu
RESET Instruction Executed	0000h	u uuuu	uu u0uu
Stack Overflow Reset (STVREN = 1)	0000h	u uuuu	lu uuuu
Stack Underflow Reset (STVREN = 1)	0000h	u uuuu	u1 uuuu

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

**Note 1:** When the wake-up is due to an interrupt and Global Enable bit (GIE) is set, the return address is pushed on the stack and PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

2: If a Status bit is not implemented, that bit will be read as '0'.

## 6.12 Power Control (PCON) Register

The Power Control (PCON) register contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Reset Instruction Reset (RI)
- Stack Overflow Reset (STKOVF)
- Stack Underflow Reset (STKUNF)
- MCLR Reset (RMCLR)

The PCON register bits are shown in Register 6-2.

## 6.13 Register Definitions: Power Control

#### REGISTER 6-2: PCON: POWER CONTROL REGISTER

R/W/HS-0/q	R/W/HS-0/q	U-0	U-0	R/W/HC-1/q	R/W/HC-1/q	R/W/HC-q/u	R/W/HC-q/u
STKOVF	STKUNF	—	-	RMCLR	RI	POR	BOR
bit 7	•			· · · · · ·		•	bit 0

Legend:						
HC = Bit is cleared by har	dware	HS = Bit is set by hardware				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
u = Bit is unchanged	x = Bit is unknown	-m/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition				

bit 7	STKOVF: Stack Overflow Flag bit
	1 = A Stack Overflow occurred
	0 = A Stack Overflow has not occurred or set to '0' by firmware
bit 6	STKUNF: Stack Underflow Flag bit
	1 = A Stack Underflow occurred
	0 = A Stack Underflow has not occurred or set to '0' by firmware
bit 5-4	Unimplemented: Read as '0'
bit 3	RMCLR: MCLR Reset Flag bit
	1 = A MCLR Reset has not occurred or set to '1' by firmware
	0 = A MCLR Reset has occurred (set to '0' in hardware when a MCLR Reset occurs)
bit 2	RI: RESET Instruction Flag bit
	1 = A RESET instruction has not been executed or set to '1' by firmware
	0 = A RESET instruction has been executed (set to '0' in hardware upon executing a RESET instruction)
bit 1	POR: Power-on Reset Status bit
	1 = No Power-on Reset occurred
	0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
bit 0	BOR: Brown-out Reset Status bit
	1 = No Brown-out Reset occurred
	<ul> <li>0 = A Brown-out Reset occurred (must be set in software after a Power-on Reset or Brown-out Reset occurs)</li> </ul>

IADLE 0-	ABLE 0-0. SUMMART OF REGISTERS ASSOCIATED WITH REGERS									
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
BORCON	SBOREN				—		_	BORRDY	71	
PCON	STKOVF	STKUNF	_	_	RMCLR	RI	POR	BOR	75	
STATUS	_	_		TO	PD	Z	DC	С	18	
WDTCON	_			V	SWDTEN	97				

TABLE 6-5: SUMMARY OF REGISTERS ASSOCIATED WITH RESETS

**Legend:** — = unimplemented location, read as  $\underline{0}$ . Shaded cells are not used by Resets.

**Note 1:** Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

# 7.0 INTERRUPTS

The interrupt feature allows certain events to preempt normal program flow. Firmware is used to determine the source of the interrupt and act accordingly. Some interrupts can be configured to wake the MCU from Sleep mode.


This chapter contains the following information for Interrupts:

- Operation
- Interrupt Latency
- Interrupts During Sleep
- INT Pin
- · Automatic Context Saving

Many peripherals produce interrupts. Refer to the corresponding chapters for details.

A block diagram of the interrupt logic is shown in Figure 7-1.





# 7.1 Operation

Interrupts are disabled upon any device Reset. They are enabled by setting the following bits:

- GIE bit of the INTCON register
- Interrupt Enable bit(s) for the specific interrupt event(s)
- PEIE bit of the INTCON register (if the Interrupt Enable bit of the interrupt event is contained in the PIE1, PIE2 and PIE3 registers)

The INTCON, PIR1, PIR2 and PIR3 registers record individual interrupts via interrupt flag bits. Interrupt flag bits will be set, regardless of the status of the GIE, PEIE and individual interrupt enable bits.

The following events happen when an interrupt event occurs while the GIE bit is set:

- · Current prefetched instruction is flushed
- · GIE bit is cleared
- Current Program Counter (PC) is pushed onto the stack
- Critical registers are automatically saved to the shadow registers (See Section 7.5 "Automatic Context Saving")
- · PC is loaded with the interrupt vector 0004h

The firmware within the Interrupt Service Routine (ISR) should determine the source of the interrupt by polling the interrupt flag bits. The interrupt flag bits must be cleared before exiting the ISR to avoid repeated interrupts. Because the GIE bit is cleared, any interrupt that occurs while executing the ISR will be recorded through its interrupt flag, but will not cause the processor to redirect to the interrupt vector.

The RETFIE instruction exits the ISR by popping the previous address from the stack, restoring the saved context from the shadow registers and setting the GIE bit.


For additional information on a specific interrupt's operation, refer to its peripheral chapter.

- Note 1: Individual interrupt flag bits are set, regardless of the state of any other enable bits.
  - 2: All interrupts will be ignored while the GIE bit is cleared. Any interrupt occurring while the GIE bit is clear will be serviced when the GIE bit is set again.

## 7.2 Interrupt Latency

Interrupt latency is defined as the time from when the interrupt event occurs to the time code execution at the interrupt vector begins. The latency for synchronous interrupts is three or four instruction cycles. For asynchronous interrupts, the latency is three to five instruction cycles, depending on when the interrupt occurs. See Figure 7-2 and Figure 7-3 for more details.

FIGURE 7	IGURE 7-2: INTERRUPT LATENCY							
CLKOUT				pt Sampled				
Interrupt								
GIE								
PC	PC-1	PC	PC	+1	0004h	0005h		()
Execute	1 Cycle Instr	ruction at PC	Inst(PC)	NOP	NOP	Inst(0004h)	L	
Interrupt			l					
GIE								
PC	PC-1	PC	PC+1/FSR ADDR	New PC/ PC+1	0004h	0005h		
Execute-	2 Cycle Instr	uction at PC	Inst(PC)	NOP	NOP	Inst(0004h)		
Interrupt				/				
GIE								
PC	PC-1	PC	FSR ADDR	PC+1	PC+2	0004h	0005h	
Execute	3 Cycle Instr	ruction at PC	INST(PC)	NOP	NOP	NOP	Inst(0004h)	Inst(0005h)
Interrupt								
GIE								
PC	PC-1	PC	FSR ADDR	PC+1	PC	+2	0004h	0005h
Execute	3 Cycle Instr	ruction at PC	INST(PC)	NOP	NOP	NOP	NOP	Inst(0004h)



- 2: Asynchronous interrupt latency = 3-5 TCY. Synchronous latency = 3-4 TCY, where TCY = instruction cycle time. Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.
- 3: CLKOUT not available in all Oscillator modes.
- 4: For minimum width of INT pulse, refer to AC specifications in Section 30.0 "Electrical Specifications".
- 5: INTF is enabled to be set any time during the Q4-Q1 cycles.

### 7.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to the Section 9.0 "Power-Down Mode (Sleep)" for more details.

### 7.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the INTCON register. The INTEDG bit of the OPTION\_REG register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

### 7.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the Shadow registers:

- W register
- STATUS register (except for TO and PD)
- BSR register
- FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine (ISR), these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding Shadow register should be modified and the value will be restored when exiting the ISR. The Shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

# 7.6 Register Definitions: Interrupt Control

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF
bit 7							bit
Legend:	- h:4		L:4		a a meta al la itu na a al	<u>'</u> 0'	
R = Readabl		W = Writable		-	nented bit, read		har Deceta
u = Bit is unc	•	x = Bit is unki		-n/n = value a	IL POR and BO	R/Value at all ot	iner Reseis
'1' = Bit is se	t	'0' = Bit is cle	ared				
bit 7	GIE: Global	Interrupt Enable	e bit				
	1 = Enables 0 = Disables	all active interru all interrupts	ipts				
bit 6	1 = Enables	eral Interrupt E all active periph all peripheral ir	eral interrupts	3			
bit 5	1 = Enables	ner0 Overflow Ir the Timer0 inter the Timer0 inte	rupt	e bit			
bit 4	1 = Enables	xternal Interrupt the INT externa the INT externa	l interrupt				
bit 3	1 = Enables	upt-on-Change the interrupt-on the interrupt-or	-change				
bit 2	1 = TMR0 re	ner0 Overflow Ir gister has overf gister did not ov	lowed	it			
bit 1	1 = The INT	kternal Interrupt external interru external interru	pt occurred	ır			
bit 0	1 = When at	upt-on-Change least one of the the interrupt-on	interrupt-on-o	change pins ch			

#### REGISTER 7-1: INTCON: INTERRUPT CONTROL REGISTER

**Note 1:** The IOCIF Flag bit is read-only and cleared when all the Interrupt-on-Change flags in the IOCBF register have been cleared by software.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

### 7.6.1 PIE1 REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE			
bit 7		·	·	·			bit 0			
Legend:	L :4		L :4							
R = Readable		W = Writable		-	nented bit, read		the an Decester			
u = Bit is unch	angeo	x = Bit is unkr		-n/n = value a	at POR and BO	R/value at all o	iner Resets			
'1' = Bit is set		'0' = Bit is cle	ared							
bit 7		imer1 Gate Inte	rrunt Enable k	sit						
		the Timer1 Gate	•							
		the Timer1 Gat								
bit 6	ADIE: A/D C	onverter (ADC)	Interrupt Enal	ble bit						
		the ADC interru								
		the ADC interru	•							
bit 5		T Receive Inter	•	it						
		es the USART receive interrupt es the USART receive interrupt								
bit 4				i+						
DIL 4			Γ Transmit Interrupt Enable bit he USART transmit interrupt							
		the USART tra								
bit 3	SSPIE: Sync	hronous Serial	Port (MSSP) I	nterrupt Enabl	e bit					
	1 = Enables	the MSSP inter	rupt	·						
	0 = Disables	the MSSP inter	rupt							
bit 2	CCP1IE: CC	P1 Interrupt En	able bit							
		the CCP1 interr								
1. 1. A	<ul> <li>0 = Disables the CCP1 interrupt</li> <li>TMR2IE: TMR2 to PR2 Match Interrupt Enable bit</li> </ul>									
bit 1			•							
		the Timer2 to P the Timer2 to F								
bit 0		ner1 Overflow Ir		•						
	1 = Enables	the Timer1 over	flow interrupt							
		the Timer1 ove								

set to enable any peripheral interrupt.

### 7.6.2 PIE2 REGISTER

#### REGISTER 7-3: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0
OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	—	CCP2IE
bit 7	•						bit 0
Legend:							
R = Readable		W = Writable		•	nented bit, read		
u = Bit is unch	•	x = Bit is unkr		-n/n = Value a	at POR and BOI	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7		lator Fail Interro	unt Enchlo hit				
DIL 7		the Oscillator F	•				
		the Oscillator I					
bit 6		rator C2 Interru					
		the Comparato	•				
	0 = Disables	the Comparate	or C2 interrupt	:			
bit 5	C1IE: Compa	rator C1 Interru	upt Enable bit				
		the Comparato					
		the Comparato	•				
bit 4		OM Write Comp					
		the EEPROM \ the EEPROM					
bit 3		P Bus Collision	•				
		the MSSP Bus	•				
	0 = Disables	the MSSP Bus	Collision Inte	rrupt			
bit 2		Module Interru					
		the LCD modul					
		the LCD modu	-				
bit 1	Unimplemented: Read as '0'						
bit 0		P2 Interrupt En					
		the CCP2 inter	•				
	$\cup = Disables$	the CCP2 inter	rupt				
Nata Di			unit ha				
	PEIE of the IN	I CON register peripheral inter					

#### 7.6.3 PIE3 REGISTER

REGISTER 7-4:	PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3
---------------	--

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	U-0	
0-0	CCP5IE	CCP4IE	CCP3IE	TMR6IE	0-0	TMR4IE	0-0	
 bit 7	COPSIE	CCF4IE	COFSIE	TWROL			 bit C	
							DILU	
Legend:								
R = Readabl	le bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'		
u = Bit is und		x = Bit is unki		•		R/Value at all ot	her Resets	
(1' = Bit is set (0' = Bit is cleared								
bit 7	Unimplemer	ted: Read as '	0'					
bit 6	CCP5IE: CCP5 Interrupt Enable bit							
	1 = Enables the CCP5 interrupt							
	0 = Disables the CCP5 interrupt							
bit 5		CCP4IE: CCP4 Interrupt Enable bit						
		1 = Enables the CCP4 interrupt						
bit 4	<ul> <li>Disables the CCP4 interrupt</li> <li>CCP3IE: CCP3 Interrupt Enable bit</li> </ul>							
		1 = Enables the CCP3 interrupt						
		the CCP3 inte						
bit 3	TMR6IE: TM	R6 to PR6 Mat	ch Interrupt E	nable bit				
	1 = Enables the TMR6 to PR6 match interrupt							
		the TMR6 to F		errupt				
bit 2	Unimplemented: Read as '0'							
bit 1								
	<ul> <li>1 = Enables the TMR4 to PR4 match interrupt</li> <li>0 = Disables the TMR4 to PR4 match interrupt</li> </ul>							
bit 0		ited: Read as '						
	2		~					
Nata D			moved by a					
	it PEIE of the IN et to enable any							
	et te enable any							

### 7.6.4 PIR1 REGISTER

#### REGISTER 7-5: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

R/W-0/0	) R/W-0/0	R-0/0	R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
TMR1GI	F ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF		
bit 7						•	bit (		
Legend: R = Reada	ble bit	W = Writable	hit	II – I Inimpler	nented bit, read	1 as 'O'			
		x = Bit is unk					thar Pasata		
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all oth (1' = Bit is set 0' = Bit is cleared									
1 - Dit 13 (	501								
bit 7	TMR1GIF: ⊤	imer1 Gate Inte	errupt Flag bit						
	1 = Interrupt								
	-	is not pending							
bit 6		onverter Interru	upt Flag bit						
	1 = Interrupt 0 = Interrupt	is penaing is not pending							
bit 5		<b>RCIF:</b> USART Receive Interrupt Flag bit							
	1 = Interrupt								
	0 = Interrupt	is not pending							
bit 4		TXIF: USART Transmit Interrupt Flag bit							
	1 = Interrupt	is pending is not pending							
bit 3	-		Port (MSSP)	Interrupt Flag b	sit				
DIL J	1 = Interrupt			interrupt i lag i	Л				
		is not pending							
bit 2	CCP1IF: CC	P1 Interrupt Fla	ag bit						
	1 = Interrupt								
	-	is not pending							
bit 1		er2 to PR2 Int	errupt Flag bit						
	1 = Interrupt	is pending is not pending							
bit 0	-	er1 Overflow I	nterrunt Elan k	hit					
bit o	1 = Interrupt		incirupt ridg i						
		is not pending							
Note:	Interrupt flag bits a	are set when ar	n interrupt						
	condition occurs,								
	its corresponding Enable bit, GIE,								
	User software	should ens							
	appropriate interru	pt flag bits are							
	to enabling an inte	errupt.							

### 7.6.5 PIR2 REGISTER

#### REGISTER 7-6: PIR2: PERIPHERAL INTERRUPT REQUEST REGISTER 2

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0		
OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	_	CCP2IF		
bit 7							bit C		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'			
u = Bit is unc	hanged	x = Bit is unk	nown	-n/n = Value	at POR and BOF	R/Value at all	other Resets		
'1' = Bit is set	:	'0' = Bit is cle	ared						
bit 7	<b>OSFIF:</b> Osci	illator Fail Interr	upt Flag bit						
	1 = Interrupt								
bit 6	C2IF: Comp	arator C2 Interr	upt Flag bit						
		1 = Interrupt is pending 0 = Interrupt is not pending							
bit 5	C1IF: Comp	C1IF: Comparator C1 Interrupt Flag bit							
	1 = Interrupt 0 = Interrupt	is pending is not pending							
bit 4	EEIF: EEPR	OM Write Com	oletion Interru	ot Flag bit					
	1 = Interrupt 0 = Interrupt	is pending is not pending							
bit 3		SP Bus Collisior	Interrupt Flag	g bit					
	1 = Interrupt 0 = Interrupt	is pending is not pending							
bit 2	LCDIF: LCD	Module Interru	pt Flag bit						
	1 = Interrupt 0 = Interrupt	is pending is not pending							
bit 1	Unimpleme	nted: Read as '	0'						
bit 0	CCP2IF: CC	P2 Interrupt Fla	ıg bit						
	1 = Interrupt 0 = Interrupt	is pending is not pending							
		are set when ar regardless of th							
its	corresponding	enable bit or the INTCON	ne Global						
		should and	the						

User software should ensure the appropriate interrupt flag bits are clear prior

to enabling an interrupt.

### 7.6.6 PIR3 REGISTER

#### REGISTER 7-7: PIR3: PERIPHERAL INTERRUPT REQUEST REGISTER 3

	-		-		-			
R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
	CCP5IF	CCP4IF	CCP3IF	TMR6IF		TMR4IF	—	
bit 7							bit	
Legend:								
R = Readable		W = Writable		•	nented bit, read			
u = Bit is unc	•	x = Bit is unk		-n/n = Value a	at POR and BO	R/Value at all o	ther Resets	
'1' = Bit is set	t	'0' = Bit is cle	ared					
bit 7	Unimpleme	n <b>ted:</b> Read as '	0'					
bit 6	-	P5 Interrupt Fla						
	1 = Interrupt is pending 0 = Interrupt is not pending							
bit 5	CCP4IF: CCP4 Interrupt Flag bit							
	1 = Interrupt	is pending						
	0 = Interrupt	is not pending						
bit 4	CCP3IF: CC	P3 Interrupt Fla	ag bit					
	1 = Interrupt 0 = Interrupt	is pending is not pending						
bit 3	TMR6IF: TM	R6 to PR6 Mat	ch Interrupt FI	ag bit				
	1 = Interrupt 0 = Interrupt	is pending is not pending						
bit 2	Unimpleme	nted: Read as '	0'					
bit 1	TMR4IF: TMR4 to PR4 Match Interrupt Flag bit							
	1 = Interrupt 0 = Interrupt	is pending is not pending						
bit 0	Unimpleme	nted: Read as '	0'					
cc	terrupt flag bits a ondition occurs,	regardless of th	e state of					
	corresponding nable bit, GIE,							
			•					

Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

									_
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	82
OPTION_REG	WPUEN	INTEDG	TMROCS	TMROSE	PSA		PS<2:0>		173
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	83
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE		CCP2IE	84
PIE3	_	CCP5IE	CCP4IE	CCP3IE	TMR6IE	—	TMR4IE	_	85
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	86
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	_	CCP2IF	87
PIR3	_	CCP5IF	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	_	88

 TABLE 7-1:
 SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by Interrupts.

NOTES:

# 8.0 LOW DROPOUT (LDO) VOLTAGE REGULATOR

The PIC16F193X has an internal Low Dropout Regulator (LDO) which provides operation above 3.6V. The LDO regulates a voltage for the internal device logic while permitting the VDD and I/O pins to operate at a higher voltage. There is no user enable/disable control available for the LDO, it is always active. The PIC16LF193X operates at a maximum VDD of 3.6V and does not incorporate an LDO.

A device I/O pin may be configured as the LDO voltage output, identified as the VCAP pin. Although not required, an external low-ESR capacitor may be connected to the VCAP pin for additional regulator stability.

The VCAPEN<1:0> bits of Configuration Words determines which pin is assigned as the VCAP pin. Refer to Table 8-1.

TABLE 8-1: VCAPEN<1:0> SELECT BITS
------------------------------------

VCAPEN<1:0>	Pin
00	RA0
01	RA5
10	RA6
11	No Vcap

On power-up, the external capacitor will load the LDO voltage regulator. To prevent erroneous operation, the device is held in Reset while a constant current source charges the external capacitor. After the cap is fully charged, the device is released from Reset. For more information on the constant current rate, refer to the LDO Regulator Characteristics Table in Section 30.0 "Electrical Specifications".

<b>TABLE 8-2</b> :	SUMMARY OF CONFIGURATION WORD WITH LDO

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFIG2	13:8		—	LVP	DEBUG	—	BORV	STVREN	PLLEN	40
CONFIGZ	7:0			VCAPEN<1:0> <sup>(1)</sup>				WRT1	WRT0	48

**Legend:** — = unimplemented locations read as '0'. Shaded cells are not used by LDO.

Note 1: PIC16F1933 only.

NOTES:

# 9.0 POWER-DOWN MODE (SLEEP)

The Power-Down mode is entered by executing a SLEEP instruction.

Upon entering Sleep mode, the following conditions exist:

- 1. WDT will be cleared but keeps running, if enabled for operation during Sleep.
- 2. PD bit of the STATUS register is cleared.
- 3. TO bit of the STATUS register is set.
- 4. CPU clock is disabled.
- 5. 31 kHz LFINTOSC is unaffected and peripherals that operate from it may continue operation in Sleep.
- 6. Timer1 and peripherals that operate from Timer1 continue operation in Sleep when the Timer1 clock source selected is:
  - LFINTOSC
  - T1CKI
  - Timer1 oscillator
  - CapSense oscillator
- 7. ADC is unaffected, if the dedicated FRC clock is selected.
- 8. Capacitive Sensing oscillator is unaffected.
- I/O ports maintain the status they had before SLEEP was executed (driving high, low or highimpedance).
- 10. Resets other than WDT are not affected by Sleep mode.

Refer to individual chapters for more details on peripheral operation during Sleep.

To minimize current consumption, the following conditions should be considered:

- · I/O pins should not be floating
- · External circuitry sinking current from I/O pins
- Internal circuitry sourcing current from I/O pins
- · Current draw from pins with internal weak pull-ups
- Modules using 31 kHz LFINTOSC
- Modules using Timer1 oscillator

I/O pins that are high-impedance inputs should be pulled to VDD or VSS externally to avoid switching currents caused by floating inputs.

Examples of internal circuitry that might be sourcing current include modules such as the DAC and FVR modules. See Section 17.0 "Digital-to-Analog Converter (DAC) Module" and Section 14.0 "Fixed Voltage Reference (FVR)" for more information on these modules.

#### 9.1 Wake-up from Sleep

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled
- 2. BOR Reset, if enabled
- 3. POR Reset
- 4. Watchdog Timer, if enabled
- 5. Any external interrupt
- 6. Interrupts by peripherals capable of running during Sleep (see individual peripheral for more information)

The first three events will cause a device Reset. The last three events are considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to Section 6.11 "Determining the Cause of a Reset".

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be enabled. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will then call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

# 9.1.1 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction
  - SLEEP instruction will execute as a NOP.
  - WDT and WDT prescaler will not be cleared
  - TO bit of the STATUS register will not be set
  - PD bit of the STATUS register will not be cleared.

- If the interrupt occurs **during or after** the execution of a **SLEEP** instruction
  - SLEEP instruction will be completely executed
  - Device will immediately wake-up from Sleep
  - WDT and WDT prescaler will be cleared
  - TO bit of the STATUS register will be set
  - PD bit of the STATUS register will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the  $\overline{PD}$  bit. If the  $\overline{PD}$  bit is set, the SLEEP instruction was executed as a NOP.

FIGURE 9-1	. vvAr		1 SLEEP	INKU		RUPI		
	Q1   Q2   Q3   Q4	Q1 Q2 Q3  Q4	Q1		Q1   Q2   Q3   Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
OSC1 <sup>(1)</sup> /				MMM				
CLKOUT <sup>(2)</sup>		<u> </u>		Tost(3)	/	//////	<u>`</u> /	·
Interrupt flag		 	/		Interrupt Laten	cy <sup>(4)</sup>	· · · · · · · · · ·	
GIE bit (INTCON reg.)		   	Processor in				1 1 1 1	
Instruction Flow		'	,— — ·— ·	·			¦	¦¦- ¦
PC X	PC	PC + 1	Х РС	+2	X PC + 2	PC + 2	X 0004h	X <u>0005h</u>
Instruction { Fetched	Inst(PC) = Sleep	Inst(PC + 1)	: : :		Inst(PC + 2)		Inst(0004h)	Inst(0005h)
Instruction { Executed {	Inst(PC - 1)	Sleep	1 1 1	1	Inst(PC + 1)	Forced NOP	Forced NOP	Inst(0004h)
Note di V		latar mada assum	od					

## FIGURE 9-1: WAKE-UP FROM SLEEP THROUGH INTERRUPT

Note 1: XT, HS or LP Oscillator mode assumed.

2: CLKOUT is not available in XT, HS, or LP Oscillator modes, but shown here for timing reference.

3: TOST = 1024 TOSC (drawing not to scale). This delay applies only to XT, HS or LP Oscillator modes.

4: GIE = 1 assumed. In this case after wake-up, the processor calls the ISR at 0004h. If GIE = 0, execution will continue in-line.

# TABLE 9-1: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	82
IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	131
IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	131
IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	131
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	83
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	—	CCP2IE	84
PIE3	—	CCP5IE	CCP4IE	CCP3IE	TMR6IE	—	TMR4IE	—	85
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	86
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	—	CCP2IF	87
PIR3		CCP5IF	CCP4IF	CCP3IF	TMR6IF	_	TMR4IF	_	88
STATUS	_	_	—	TO	PD	Z	DC	С	18
WDTCON	_	—		١	WDTPS<4:0	>		SWDTEN	97

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used in Power-Down mode.


# 10.0 WATCHDOG TIMER (WDT)

The Watchdog Timer is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events.

The WDT has the following features:

- · Independent clock source
- Multiple operating modes
  - WDT is always on
  - WDT is off when in Sleep
  - WDT is controlled by software
  - WDT is always off
- Configurable time-out period is from 1 ms to 256 seconds (nominal)
- Multiple Reset conditions
- Operation during Sleep

#### FIGURE 10-1: WATCHDOG TIMER BLOCK DIAGRAM



#### **10.1** Independent Clock Source

The WDT derives its time base from the 31 kHz LFINTOSC internal oscillator. Time intervals in this chapter are based on a nominal interval of 1 ms. See the Electrical Specifications Chapters for the LFINTOSC tolerances.

#### 10.2 WDT Operating Modes

The Watchdog Timer module has four operating modes controlled by the WDTE<1:0> bits in Configuration Words. See Table 10-1.

#### 10.2.1 WDT IS ALWAYS ON

When the WDTE bits of Configuration Words are set to '11', the WDT is always on.

WDT protection is active during Sleep.

#### 10.2.2 WDT IS OFF IN SLEEP

When the WDTE bits of Configuration Words are set to '10', the WDT is on, except in Sleep.

WDT protection is not active during Sleep.

#### 10.2.3 WDT CONTROLLED BY SOFTWARE

When the WDTE bits of Configuration Words are set to '01', the WDT is controlled by the SWDTEN bit of the WDTCON register.

WDT protection is unchanged by Sleep. See Table 10-1 for more details.

TABLE 10-1:	WDT OPERATING MODES
-------------	---------------------

WDTE<1:0>	SWDTEN	Device Mode	WDT Mode
11	Х	Х	Active
1.0	V	Awake	Active
10	Х	Sleep	Disabled
01	1	Х	Active
UL	0	х	Disabled
00	Х	Х	Disabled

#### TABLE 10-2: WDT CLEARING CONDITIONS

#### 10.3 Time-Out Period

The WDTPS bits of the WDTCON register set the time-out period from 1 ms to 256 seconds (nominal). After a Reset, the default time-out period is two seconds.

#### 10.4 Clearing the WDT

The WDT is cleared when any of the following conditions occur:

- Any Reset
- CLRWDT instruction is executed
- · Device enters Sleep
- · Device wakes up from Sleep
- Oscillator fail
- · WDT is disabled
- Oscillator Start-up TImer (OST) is running

See Table 10-2 for more information.

#### 10.5 Operation During Sleep

When the device enters Sleep, the WDT is cleared. If the WDT is enabled during Sleep, the WDT resumes counting.

When the device exits Sleep, the WDT is cleared again. The WDT remains clear until the OST, if enabled, completes. See Section 5.0 "Oscillator Module (with Fail-Safe Clock Monitor)" for more information on the OST.

When a WDT time-out occurs while the device is in Sleep, no Reset is generated. Instead, the device wakes up and resumes operation. The TO and PD bits in the STATUS register are changed to indicate the event. See **Section 3.0** "Memory Organization" and STATUS register (Register 3-1) for more information.

Conditions	WDT	
WDTE<1:0> = 00		
WDTE<1:0> = 01 and SWDTEN = 0		
WDTE<1:0> = 10 and enter Sleep	Cleared	
CLRWDT Command		
Oscillator Fail Detected		
Exit Sleep + System Clock = T1OSC, EXTRC, INTOSC, EXTCLK		
Exit Sleep + System Clock = XT, HS, LP	Cleared until the end of OST	
Change INTOSC divider (IRCF bits)	Unaffected	

# 10.6 Register Definitions: Watchdog Control

U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0			
—				WDTPS<4:0>			SWDTEN			
oit 7							bit			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpleme						
u = Bit is unchanged		x = Bit is unkr	nown	-m/n = Value a	t POR and BO	OR/Value at all	other Resets			
'1' = Bit is set		'0' = Bit is clea	ared							
bit 7-6	Unimpleme	nted: Read as '	0'							
bit 5-1	-	>: Watchdog Ti		elect bits						
		Prescale Rate								
		eserved. Results	s in minimum	interval (1:32)						
	•									
	•									
	•									
	10011 <b>= R</b>	eserved. Result	s in minimum	interval (1:32)						
	10010 = <b>1</b> :	8388608 (2 <sup>23</sup> ) (	Interval 256s	nominal)						
	10001 = <b>1</b> :	10010 = 1:8388608 ( $2^{23}$ ) (Interval 256s nominal) 10001 = 1:4194304 ( $2^{22}$ ) (Interval 128s nominal) 10000 = 1:2097152 ( $2^{21}_{-1}$ ) (Interval 64s nominal)								
	10000 <b>= 1</b> :	097152 (2 <sup>21</sup> ) (Interval 64s nominal)								
	01111 <b>= 1</b> :	048576 (2 <sup>20</sup> ) (Interval 32s nominal)								
	01110 = 1:	524288 (2 <sup>19</sup> ) (Ir	24288 (2 <sup>19</sup> ) (Interval 16s nominal)							
			62144 (2 <sup>18</sup> ) (Interval 8s nominal)							
			31072 (2 <sup>17</sup> ) (Interval 4s nominal)							
			5536 (Interval 2s nominal) (Reset value)							
			2768 (Interval 1s nominal) 6384 (Interval 512 ms nominal)							
		•	192 (Interval 256 ms nominal)							
		1096 (Interval 128 ms nominal)								
		2048 (Interval 6								
		1024 (Interval 3		,						
		512 (Interval 16								
	00011 = <b>1</b> :	256 (Interval 8 r	ns nominal)							
		128 (Interval 4 r								
	00001 = <b>1</b> :	64 (Interval 2 m	s nominal)							
	00000 = 1:	32 (Interval 1 m	s nominal)							
bit 0	SWDTEN: S	Software Enable/	Disable for V	/atchdog Timer b	it					
	<u>If WDTE&lt;1:</u>	<u> 00 = &lt;0</u> :								
	This bit is ig									
	If WDTE<1:0									
	1 = WDT is									
	0 = WDT is									
	<u>If WDTE&lt;1:</u>	0 > = 1x								
	This bit is ig									

# REGISTER 10-1: WDTCON: WATCHDOG TIMER CONTROL REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
OSCCON	SPLLEN		IRCF<3:0>			—	SCS	<1:0>	66
STATUS	—	_	—	TO	PD	Z	DC	С	18
WDTCON	_	_			WDTPS<4:0>	>		SWDTEN	97

**Legend:** x = unknown, u = unchanged, – = unimplemented locations read as '0'. Shaded cells are not used by Watchdog Timer.

### TABLE 10-4: SUMMARY OF CONFIGURATION WORD WITH WATCHDOG TIMER

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
CONFIG1	13:8	_	_	FCMEN	IESO	CLKOUTEN	BOREI	N<1:0>	CPD	10
CONFIGT	7:0	CP	MCLRE	PWRTE	WDTE	WDTE<1:0>		FOSC<2:0>		46

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by Watchdog Timer.

# 11.0 DATA EEPROM AND FLASH PROGRAM MEMORY CONTROL

The Data EEPROM and Flash program memory are readable and writable during normal operation (full VDD range). These memories are not directly mapped in the register file space. Instead, they are indirectly addressed through the Special Function Registers (SFRs). There are six SFRs used to access these memories:

- EECON1
- EECON2
- EEDATL
- EEDATH
- EEADRL
- EEADRH

When interfacing the data memory block, EEDATL holds the 8-bit data for read/write, and EEADRL holds the address of the EEDATL location being accessed. These devices have 256 bytes of data EEPROM with an address range from 0h to 0FFh.

When accessing the program memory block, the EEDATH:EEDATL register pair forms a 2-byte word that holds the 14-bit data for read/write, and the EEADRL and EEADRH registers form a 2-byte word that holds the 15-bit address of the program memory location being read.

The EEPROM data memory allows byte read and write. An EEPROM byte write automatically erases the location and writes the new data (erase before write).

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump rated to operate over the voltage range of the device for byte or word operations.

Depending on the setting of the Flash Program Memory Self Write Enable bits WRT<1:0> of the Configuration Words, the device may or may not be able to write certain blocks of the program memory. However, reads from the program memory are always allowed.

When the device is code-protected, the device programmer can no longer access data or program memory. When code-protected, the CPU may continue to read and write the data EEPROM memory and Flash program memory.

#### 11.1 EEADRL and EEADRH Registers

The EEADRH:EEADRL register pair can address up to a maximum of 256 bytes of data EEPROM or up to a maximum of 32K words of program memory.

When selecting a program address value, the MSB of the address is written to the EEADRH register and the LSB is written to the EEADRL register. When selecting a EEPROM address value, only the LSB of the address is written to the EEADRL register.

#### 11.1.1 EECON1 AND EECON2 REGISTERS

EECON1 is the control register for EE memory accesses.

Control bit EEPGD determines if the access will be a program or data memory access. When clear, any subsequent operations will operate on the EEPROM memory. When set, any subsequent operations will operate on the program memory. On Reset, EEPROM is selected by default.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation to occur. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and execute the appropriate error handling routine.

Interrupt flag bit EEIF of the PIR2 register is set when write is complete. It must be cleared in the software.

Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the data EEPROM write sequence. To enable writes, a specific pattern must be written to EECON2.

### 11.2 Using the Data EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). When variables in one section change frequently, while variables in another section do not change, it is possible to exceed the total number of write cycles to the EEPROM without exceeding the total number of write cycles to a single byte. Refer to **Section 30.0 "Electrical Specifications**". If this is the case, then a refresh of the array must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

#### 11.2.1 READING THE DATA EEPROM MEMORY

To read a data memory location, the user must write the address to the EEADRL register, clear the EEPGD and CFGS control bits of the EECON1 register, and then set control bit RD. The data is available at the very next cycle, in the EEDATL register; therefore, it can be read in the next instruction. EEDATL will hold this value until another read or until it is written to by the user (during a write operation).

#### EXAMPLE 11-1: DATA EEPROM READ

BANKSEL	EEADRL		;
MOVLW	DATA_EE	ADDR	;
MOVWF	EEADRL		;Data Memory
			;Address to read
BCF	EECON1,	CFGS	;Deselect Config space
BCF	EECON1,	EEPGI	;Point to DATA memory
BSF	EECON1,	RD	;EE Read
MOVF	EEDATL,	W	;W = EEDATL

# Note: Data EEPROM can be read regardless of the setting of the CPD bit.

# 11.2.2 WRITING TO THE DATA EEPROM MEMORY

To write an EEPROM data location, the user must first write the address to the EEADRL register and the data to the EEDATL register. Then the user must follow a specific sequence to initiate the write for each byte.

The write will not initiate if the above sequence is not followed exactly (write 55h to EECON2, write AAh to EECON2, then set the WR bit) for each byte. Interrupts should be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. EEIF must be cleared by software.

# 11.2.3 PROTECTION AGAINST SPURIOUS WRITE

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, WREN is cleared. Also, the Power-up Timer (64 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during:

- Brown-out
- Power Glitch
- Software Malfunction

#### 11.2.4 DATA EEPROM OPERATION DURING CODE-PROTECT

Data memory can be code-protected by programming the  $\overline{CPD}$  bit in the Configuration Words to '0'.

When the data memory is code-protected, only the CPU is able to read and write data to the data EEPROM. It is recommended to code-protect the program memory when code-protecting data memory. This prevents anyone from replacing your program with a program that will access the contents of the data EEPROM.

# EXAMPLE 11-2: DATA EEPROM WRITE

	BANKSEL	EEADRL		;
	MOVLW	DATA_EE	ADDR	;
	MOVWF	EEADRL		;Data Memory Address to write
	MOVLW	DATA_EE_	DATA	;
	MOVWF	EEDATL		;Data Memory Value to write
	BCF	EECON1,	CFGS	;Deselect Configuration space
	BCF	EECON1,	EEPGD	;Point to DATA memory
	BSF	EECON1,	WREN	;Enable writes
	BCF	INTCON,	GIE	;Disable INTs.
	MOVLW	55h		;
ce ed	MOVWF	EECON2		;Write 55h
luire	MOVLW	0AAh		;
Required Sequence	MOVWF	EECON2		;Write AAh
ш о	BSF	EECON1,	WR	;Set WR bit to begin write
	BSF	INTCON,	GIE	;Enable Interrupts
	BCF	EECON1,	WREN	;Disable writes
	BTFSC	EECON1,	WR	;Wait for write to complete
	GOTO	\$-2		;Done



	Q1 Q2 Q3 Q4
Flash ADDR	I         I
Flash Data	INSTR (PC) INSTR (PC + 1) EEDATH,EEDATL INSTR (PC + 3) INSTR (PC + 4)
	I       I
RD bit	
EEDATH EEDATL Register	

### 11.3 Flash Program Memory Overview

It is important to understand the Flash program memory structure for erase and programming operations. Flash Program memory is arranged in rows. A row consists of a fixed number of 14-bit program memory words. A row is the minimum block size that can be erased by user software.

Flash program memory may only be written or erased if the destination address is in a segment of memory that is not write-protected, as defined in bits WRT<1:0> of Configuration Words.

After a row has been erased, the user can reprogram all or a portion of this row. Data to be written into the program memory row is written to 14-bit wide data write latches. These write latches are not directly accessible to the user, but may be loaded via sequential writes to the EEDATH:EEDATL register pair.

Note:	If the user wants to modify only a portion
	of a previously programmed row, then the
	contents of the entire row must be read
	and saved in RAM prior to the erase.

The number of data write latches may not be equivalent to the number of row locations. During programming, user software may need to fill the set of write latches and initiate a programming operation multiple times in order to fully reprogram an erased row. For example, a device with a row size of 32 words and eight write latches will need to load the write latches with data and initiate a programming operation four times. The size of a program memory row and the number of program memory write latches may vary by device. See Table 11-1 for details.

# 11.3.1 READING THE FLASH PROGRAM MEMORY

To read a program memory location, the user must:

- 1. Write the Least and Most Significant address bits to the EEADRH:EEADRL register pair.
- 2. Clear the CFGS bit of the EECON1 register.
- 3. Set the EEPGD control bit of the EECON1 register.
- 4. Then, set control bit RD of the EECON1 register.

Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF EECON1, RD" instruction to be ignored. The data is available in the very next cycle, in the EEDATH:EEDATL register pair; therefore, it can be read as two bytes in the following instructions.

EEDATH:EEDATL register pair will hold this value until another read or until it is written to by the user.

- Note 1: The two instructions following a program memory read are required to be NOPS. This prevents the user from executing a two-cycle instruction on the next instruction after the RD bit is set.
  - 2: Flash program memory can be read regardless of the setting of the CP bit.

#### TABLE 11-1: FLASH MEMORY ORGANIZATION BY DEVICE

Device	Erase Block (Row) Size/Boundary	Number of Write Latches/Boundary
PIC16(L)F1933	32 words, EEADRL<4:0> = 00000	8 words, EEADRL<2:0> = 000

#### EXAMPLE 11-3: FLASH PROGRAM MEMORY READ

```
* This code block will read 1 word of program
* memory at the memory address:
   PROG ADDR HI: PROG ADDR LO
   data will be returned in the variables;
*
   PROG_DATA_HI, PROG_DATA_LO
   BANKSELEEADRL; Select Bank for EEPROM registersMOVLWPROG_ADDR_LO;MOVWFEEADRL; Store LSB of addressMOVLWPROG_ADDR_HI;MOVWLEEADRH; Store MSB of address
            EECON1,CFGS ; Do not select Configuration Space
EECON1,EEPGD ; Select Program Memory
   BCF
            EECON1,CFGS
    BSF
              INTCON,GIE ; Disable interrupts
    BCF
                                ; Initiate read
    BSF
              EECON1,RD
    NOP
                                  ; Executed (Figure 11-1)
   NOP
                                  ; Ignored (Figure 11-1)
    BSF
             INTCON, GIE
                                ; Restore interrupts
             EEDATL,W
    MOVF
                                ; Get LSB of word
    MOVWF
           PROG_DATA_LO ; Store in user location
            EEDATH,W ; Get MSB of word
PROG_DATA_HI ; Store in user location
    MOVE
    MOVWF
```

#### 11.3.2 ERASING FLASH PROGRAM MEMORY

While executing code, program memory can only be erased by rows. To erase a row:

- 1. Load the EEADRH:EEADRL register pair with the address of new row to be erased.
- 2. Clear the CFGS bit of the EECON1 register.
- 3. Set the EEPGD, FREE and WREN bits of the EECON1 register.
- 4. Write 55h, then AAh, to EECON2 (Flash programming unlock sequence).
- 5. Set control bit WR of the EECON1 register to begin the erase operation.
- Poll the FREE bit in the EECON1 register to determine when the row erase has completed.

#### See Example 11-4.

After the "BSF EECON1, WR" instruction, the processor requires two cycles to set up the erase operation. The user must place two NOP instructions after the WR bit is set. The processor will halt internal operations for the typical 2 ms erase time. This is not Sleep mode as the clocks and peripherals will continue to run. After the erase cycle, the processor will resume operation with the third instruction after the EECON1 write instruction.

# 11.3.3 WRITING TO FLASH PROGRAM MEMORY

Program memory is programmed using the following steps:

- 1. Load the starting address of the word(s) to be programmed.
- 2. Load the write latches with data.
- 3. Initiate a programming operation.
- 4. Repeat steps 1 through 3 until all data is written.

Before writing to program memory, the word(s) to be written must be erased or previously unwritten. Program memory can only be erased one row at a time. No automatic erase occurs upon the initiation of the write.

Program memory can be written one or more words at a time. The maximum number of words written at one time is equal to the number of write latches. See Figure 11-2 (block writes to program memory with eight write latches) for more details. The write latches are aligned to the address boundary defined by EEADRL as shown in Table 11-1. Write operations do not cross these boundaries. At the completion of a program memory write operation, the write latches are reset to contain 0x3FFF. The following steps should be completed to load the write latches and program a block of program memory. These steps are divided into two parts. First, all write latches are loaded with data except for the last program memory location. Then, the last write latch is loaded and the programming sequence is initiated. A special unlock sequence is required to load a write latch with data or initiate a Flash programming operation. This unlock sequence should not be interrupted.

- 1. Set the EEPGD and WREN bits of the EECON1 register.
- 2. Clear the CFGS bit of the EECON1 register.
- Set the LWLO bit of the EECON1 register. When the LWLO bit of the EECON1 register is '1', the write sequence will only load the write latches and will not initiate the write to Flash program memory.
- 4. Load the EEADRH:EEADRL register pair with the address of the location to be written.
- 5. Load the EEDATH:EEDATL register pair with the program memory data to be written.
- Write 55h, then AAh, to EECON2, then set the WR bit of the EECON1 register (Flash programming unlock sequence). The write latch is now loaded.
- 7. Increment the EEADRH:EEADRL register pair to point to the next location.
- 8. Repeat steps 5 through 7 until all but the last write latch has been loaded.
- Clear the LWLO bit of the EECON1 register. When the LWLO bit of the EECON1 register is '0', the write sequence will initiate the write to Flash program memory.
- 10. Load the EEDATH:EEDATL register pair with the program memory data to be written.
- 11. Write 55h, then AAh, to EECON2, then set the WR bit of the EECON1 register (Flash programming unlock sequence). The entire latch block is now written to Flash program memory.


It is not necessary to load the entire write latch block with user program data. However, the entire write latch block will be written to program memory.

An example of the complete write sequence for eight words is shown in Example 11-5. The initial address is loaded into the EEADRH:EEADRL register pair; the eight words of data are loaded using indirect addressing.

Note: The code sequence provided in Example 11-5 must be repeated multiple times to fully program an erased program memory row. After the "BSF EECON1, WR" instruction, the processor requires two cycles to set up the write operation. The user must place two NOP instructions after the WR bit is set. The processor will halt internal operations for the typical 2 ms, only during the cycle in which the write takes place (i.e., the last word of the block write). This is not Sleep mode as the clocks and peripherals will

continue to run. The processor does not stall when LWLO = 1, loading the write latches. After the write cycle, the processor will resume operation with the third instruction after the EECON1 write instruction.





#### EXAMPLE 11-4: ERASING ONE ROW OF PROGRAM MEMORY

		$\Box \Box \Box \Box \Box = \mp$ .					
;	This	row erase	routine assumes	the following:			
;	1. A	valid addr	ess within the	erase block is loaded in ADDRH:ADDRL			
;	; 2. ADDRH and ADDRL are located in shared data memory $0x70$ - $0x7F$ (common RAM)						
		BCF	INTCON, GIE	; Disable ints so required sequences will execute properly			
		BANKSEL	EEADRL				
		MOVF	ADDRL,W	; Load lower 8 bits of erase address boundary			
		MOVWF	EEADRL				
		MOVF	ADDRH,W	; Load upper 6 bits of erase address boundary			
		MOVWF	EEADRH				
		BSF	EECON1,EEPGD	; Point to program memory			
		BCF	EECON1,CFGS	; Not configuration space			
		BSF	EECON1, FREE	; Specify an erase operation			
		BSF	EECON1,WREN	; Enable writes			
		MOVLW	55h	; Start of required sequence to initiate erase			
		MOVWF	EECON2	; Write 55h			
	b S	MOVLW	0AAh	;			
	uire	MOVWF	EECON2	; Write AAh			
	Required Sequence	BSF	EECON1,WR	; Set WR bit to begin erase			
	жÿ	NOP		; Any instructions here are ignored as processor			
				; halts to begin erase sequence			
		NOP		; Processor will stop here and wait for erase complete.			
				; after erase processor continues with 3rd instruction			
		BCF	EECON1,WREN	; Disable writes			
		BSF	INTCON, GIE	; Enable interrupts			
				· · · · · · · · · · · · · · · · · · ·			

#### EXAMPLE 11-5: WRITING TO FLASH PROGRAM MEMORY

		tine assumes the f	
	-		ded, starting at the address in DATA_ADDR
			ten is made up of two adjacent bytes in DATA_ADDR,
		ittle endian forma	
		-	e least significant bits = 000) is loaded in ADDRH:ADDRL
	DDRH and Al	DDRL are located 1	in shared data memory 0x70 - 0x7F (common RAM)
;	BCF	INTCON, GIE	; Disable ints so required sequences will execute properly
	BANKSEL	EEADRH	; Bank 3
	MOVF	ADDRH,W	; Load initial address
	MOVWF	EEADRH	;
	MOVF	ADDRL,W	;
	MOVWF	EEADRL	;
	MOVLW	LOW DATA ADDR	; Load initial data address
	MOVWF	FSROL	;
	MOVLW	HIGH DATA_ADDR	; Load initial data address
	MOVWF	FSROH	;
	BSF		; Point to program memory
	BCF		; Not configuration space
	BSF		; Enable writes
	BSF	EECON1,LWLO	; Only Load Write Latches
LOOP	MOUTE		
	MOVIW	FSR0++	; Load first data byte into lower
	MOVWF	EEDATL	;
	MOVIW MOVWF	FSR0++ EEDATH	; Load second data byte into upper
	MOVWE	EEDAIN	;
	MOVF	EEADRL,W	; Check if lower bits of address are '000'
	XORLW	0x07	; Check if we're on the last of 8 addresses
	ANDLW	0x07	;
	BTFSC	STATUS,Z	; Exit if last of eight words,
	GOTO	START_WRITE	;
	MOVLW	55h	; Start of required write sequence:
	MOVWF	EECON2	; Write 55h
_ 0	MOVLW	0AAh	;
red	MOVWF	EECON2	; Write AAh
Required Sequence	BSF	EECON1,WR	; Set WR bit to begin write
Sec	NOP		; Any instructions here are ignored as processor
•,			; halts to begin write sequence
	NOP		; Processor will stop here and wait for write to complete.
L			; After write processor continues with 3rd instruction.
	INCF	EEADRL,F	; Still loading latches Increment address
	GOTO	LOOP	; Write next latches
ם הכעהס	מחדמה		
START_V	BCF	EECON1,LWLO	; No more loading latches - Actually start Flash program
	DCI	LICONT, INIO	; memory write
			,
	MOVLW	55h	; Start of required write sequence:
	MOVWF	EECON2	; Write 55h
8 9	MOVLW	0AAh	;
Required Sequence	MOVWF	EECON2	; Write AAh
bedr	BSF	EECON1,WR	; Set WR bit to begin write
ч	NOP		; Any instructions here are ignored as processor
			; halts to begin write sequence
	NOP		; Processor will stop here and wait for write complete.
			; after write processor continues with 3rd instruction
	BCF	EECON1,WREN	; Disable writes
	BSF	INTCON, GIE	; Enable interrupts

### 11.4 Modifying Flash Program Memory

When modifying existing data in a program memory row, and data within that row must be preserved, it must first be read and saved in a RAM image. Program memory is modified using the following steps:

- 1. Load the starting address of the row to be modified.
- 2. Read the existing data from the row into a RAM image.
- 3. Modify the RAM image to contain the new data to be written into program memory.
- 4. Load the starting address of the row to be rewritten.
- 5. Erase the program memory row.
- 6. Load the write latches with data from the RAM image.
- 7. Initiate a programming operation.
- 8. Repeat steps 6 and 7 as many times as required to reprogram the erased row.

#### 11.5 User ID, Device ID and Configuration Word Access

Instead of accessing program memory or EEPROM data memory, the User ID's, Device ID/Revision ID and Configuration Words can be accessed when CFGS = 1 in the EECON1 register. This is the region that would be pointed to by PC<15> = 1, but not all addresses are accessible. Different access may exist for reads and writes. Refer to Table 11-2.

When read access is initiated on an address outside the parameters listed in Table 11-2, the EEDATH:EEDATL register pair is cleared.

Address	Function	Read Access	Write Access	
8000h-8003h User IDs		Yes	Yes	
8006h	Device ID/Revision ID	Yes	No	
8007h-8008h Configuration Words 1 and 2		Yes	No	

#### TABLE 11-2: USER ID, DEVICE ID AND CONFIGURATION WORD ACCESS (CFGS = 1)

#### EXAMPLE 11-3: CONFIGURATION WORD AND DEVICE ID ACCESS

\* This code block will read 1 word of program memory at the memory address:

\* PROG ADDR LO (must be 00h-08h) data will be returned in the variables;

\* PROG DATA HI, PROG DATA LO

BANKSEL	EEADRL	;	Select correct Bank
MOVLW	PROG_ADDR_LO	;	
MOVWF	EEADRL	;	Store LSB of address
CLRF	EEADRH	;	Clear MSB of address
BSF	EECON1,CFGS	;	Select Configuration Space
BCF	INTCON,GIE	;	Disable interrupts
BSF	EECON1,RD	;	Initiate read
NOP		;	Executed (See Figure 11-1)
NOP		;	Ignored (See Figure 11-1)
BSF	INTCON,GIE	;	Restore interrupts
MOVF	EEDATL,W	;	Get LSB of word
MOVWF	PROG DATA LO	;	Store in user location
MOVF	EEDATH,W	;	Get MSB of word
MOVWF	PROG DATA HI	;	Store in user location

### 11.6 Write Verify

Depending on the application, good programming practice may dictate that the value written to the data EEPROM or program memory should be verified (see Example 11-6) to the desired value to be written. Example 11-6 shows how to verify a write to EEPROM.

### EXAMPLE 11-6: EEPROM WRITE VERIFY

BANKSEI	L EEDATL		;
MOVF	EEDATL,	W	;EEDATL not changed
			;from previous write
BSF	EECON1,	RD	;YES, Read the
			;value written
XORWF	EEDATL,	W	;
BTFSS	STATUS,	Ζ	;Is data the same
GOTO	WRITE_E	RR	;No, handle error
:			;Yes, continue

### 11.7 Register Definitions: Data EEPROM Control

### REGISTER 11-1: EEDATL: EEPROM DATA LOW BYTE REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			EEDA	T<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	nted bit, read as '	0'	
u = Bit is unchanged	d	x = Bit is unknown		-n/n = Value at	POR and BOR/Va	lue at all other Re	esets
'1' = Bit is set		'0' = Bit is cleared					

bit 7-0 EEDAT<7:0>: Read/Write Value for EEPROM Data Byte or Least Significant bits of Program Memory

### REGISTER 11-2: EEDATH: EEPROM DATA HIGH BYTE REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
—	—		EEDAT<13:8>					
bit 7							bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented:	Read as '0'

bit 5-0 EEDAT<13:8>: Read/Write Value for Most Significant bits of Program Memory

### REGISTER 11-3: EEADRL: EEPROM ADDRESS LOW BYTE REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
EEADR<7:0>								
bit 7 bit 0								

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

**EEADR<7:0>**: Specifies the Least Significant bits for Program Memory Address or EEPROM Address

### REGISTER 11-4: EEADRH: EEPROM ADDRESS HIGH BYTE REGISTER

U-1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
(1)				EEADR<14:8>	>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 Unimplemented: Read as '1'

bit 6-0 EEADR<14:8>: Specifies the Most Significant bits for Program Memory Address or EEPROM Address

Note 1: Unimplemented, read as '1'.

R/W-0/0	R/W-0/0	R/W-0/0	R/W/HC-0/0	R/W-x/q	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0				
EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD				
bit 7							bit 0				
Legend:											
R = Readable		W = Writable	bit	•	mented bit, read						
S = Bit can on	ly be set	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets				
'1' = Bit is set		'0' = Bit is cle	ared	HC = Bit is cl	eared by hardw	are					
bit 7	EEDCD: Elas	h Program/Da	ta EEPROM M	omory Solact	bit						
		-	ce Flash memo	-	DIL						
		s data EEPRO		, y							
bit 6	CFGS: Flash	Program/Data	EEPROM or C	Configuration S	Select bit						
		•	n, User ID and I								
		-	m or data EEP	ROM Memory	1						
bit 5		Write Latches	-								
					<u>EPGD = 1 (proc</u>		1.1.1.				
		1 = The next WR command does not initiate a write; only the program memory latches are									
		updated. 0 = The next WR command writes a value from EEDATH:EEDATL into program memory latches									
	and	initiates a write	e of all the data	stored in the	program memo	ry latches.					
	If CFGS = 0 and EEPGD = 0: (Accessing data EEPROM)										
	LWLO is ignored. The next WR command initiates a write to the data EEPROM.										
bit 4	FREE: Program Flash Erase Enable bit										
	If CFGS = 1 (Configuration space) <b>OR</b> CFGS = 0 and EEPGD = 1 (program Flash):										
		1 = Performs an erase operation on the next WR command (cleared by hardware after									
		completion of erase). 0 = Performs a write operation on the next WR command.									
	0 = Pen	orms a write o	peration on the		imanu.						
			0: (Accessing								
	FREE is ignored. The next WR command will initiate both a erase cycle and a write cycle.										
bit 3	WRERR: EEPROM Error Flag bit										
	1 = Condition indicates an improper program or erase sequence attempt or termination (bit is set automatically on any set attempt (write '1') of the WR bit).										
	0 = The program or erase operation completed normally.										
bit 2		ram/Erase Ena									
	-	ogram/erase o									
	0 = Inhibits programming/erasing of program Flash and data EEPROM										
bit 1	WR: Write Co	ontrol bit									
					/erase operatio		malata				
	The operation is self-timed and the bit is cleared by hardware once operation is complete. The WR bit can only be set (not cleared) in software.										
					OM is complete	e and inactive.					
bit 0	RD: Read Co	ntrol bit									
	1 = Initiates an program Flash or data EEPROM read. Read takes one cycle. RD is cleared in										
						one cycle. RD	is cleared in				
	hardware	e. The RD bit c	lash or data E an only be set ram Flash or d	(not cleared) i	n software.	one cycle. RD	is cleared in				

### REGISTER 11-5: EECON1: EEPROM CONTROL 1 REGISTER

W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0
			EEPROM Co	ontrol Register 2			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'	
S = Bit can only	y be set	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Re			ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				

#### bit 7-0 Data EEPROM Unlock Pattern bits

To unlock writes, a 55h must be written first, followed by an AAh, before setting the WR bit of the EECON1 register. The value written to this register is used to unlock the writes. There are specific timing requirements on these writes. Refer to Section 11.2.2 "Writing to the Data EEPROM Memory" for more information.

### TABLE 11-3: SUMMARY OF REGISTERS ASSOCIATED WITH DATA EEPROM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
EECON1	EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	111
EECON2	I2 EEPROM Control Register 2 (not a physical register)							99*	
EEADRL	EEADRL<7:0>							110	
EEADRH	(1) EEADRH<6:0							110	
EEDATL	EEDATL<7:0>							110	
EEDATH	_	— — EEDATH<5:0>						110	
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	82
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	—	CCP2IE	84
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	_	CCP2IF	87

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Data EEPROM module. \* Page provides register information.

Note 1: Unimplemented, read as '1'.

### 12.0 I/O PORTS

Each port has three standard registers for its operation. These registers are:

- TRISx registers (data direction)
- PORTx registers (reads the levels on the pins of the device)
- · LATx registers (output latch)

Some ports may have one or more of the following additional registers. These registers are:

- ANSELx (analog select)
- WPUx (weak pull-up)

In general, when a peripheral is enabled on a port pin, that pin cannot be used as a general purpose output. However, the pin can still be read.

### TABLE 12-1:PORT AVAILABILITY PER<br/>DEVICE


Device	PORTA	PORTB	PORTC	PORTE
PIC16(L)F1933	•	•	٠	•

The Data Latch (LATx registers) is useful for read-modify-write operations on the value that the I/O pins are driving.

A write operation to the LATx register has the same effect as a write to the corresponding PORTx register. A read of the LATx register reads of the values held in the I/O PORT latches, while a read of the PORTx register reads the actual I/O pin value.

Ports that support analog inputs have an associated ANSELx register. When an ANSEL bit is set, the digital input buffer associated with that bit is disabled. Disabling the input buffer prevents analog signal levels on the pin between a logic high and low from causing excessive current in the logic input circuitry. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 12-1.

### FIGURE 12-1: GENERIC I/O PORT OPERATION



### EXAMPLE 12-1: INITIALIZING PORTA

;	This	code	example	illustrates	
---	------	------	---------	-------------	--

- ; initializing the PORTA register. The
- ; other ports are initialized in the same
- ; manner.

BANKSEL	PORTA	;
CLRF	PORTA	;Init PORTA
BANKSEL	LATA	;Data Latch
CLRF	LATA	;
BANKSEL	ANSELA	;
CLRF	ANSELA	;digital I/O
BANKSEL	TRISA	;
MOVLW	B'00111000'	;Set RA<5:3> as inputs
MOVWF	TRISA	;and set RA<2:0> as
		;outputs

### 12.1 Alternate Pin Function

The Alternate Pin Function Control (APFCON) register is used to steer specific peripheral input and output functions between different pins. The APFCON register is shown in Register 12-1. For this device family, the following functions can be moved between different pins. These bits have no effect on the values of any TRIS register. PORT and TRIS overrides will be routed to the correct pin. The unselected pin will be unaffected.

- SS (Slave Select) P2B output
- CCP2/P2A output
- CCP3/P3A output
- Timer1 gate
- · SR Latch SRNQ output
- Comparator C2 output

### 12.2 Register Definitions: Alternate Pin Function Control

### **REGISTER 12-1: APFCON: ALTERNATE PIN FUNCTION CONTROL REGISTER**

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	CCP3SEL	T1GSEL	P2BSEL	SRNQSEL	C2OUTSEL	SSSEL	CCP2SEL
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	Unimplemented: Read as '0'.
bit 6	CCP3SEL: CCP3 Input/Output Pin Selection bit
	<ul><li>0 = CCP3/P3A function is on RC6/TX/CK/CCP3/P3A/SEG9</li><li>1 = CCP3/P3A function is on RB5/AN13/CPS5/CCP3/P3A/T1G/COM1</li></ul>
bit 5	T1GSEL: Timer1 Gate Input Pin Selection bit
	0 = T1G function is on RB5/AN13/CPS5/CCP3/P3A/T1G/COM1
	1 = T1G function is on RC4/SDI/SDA/T1G/SEG11
bit 4	P2BSEL: CCP2 PWM B Output Pin Selection bit
	0 = P2B function is on RC0/T1OSO/T1CKI/P2B
	1 = P2B function is on RB5/AN13/P2B/CPS5/T1G/COM1
bit 3	SRNQSEL: SR Latch nQ Output Pin Selection bit
	0 = SRnQ function is on RA5/AN4/C2OUT/SRnQ/SS/CPS7/SEG5/VCAP
	1 = SRnQ function is on RA0/AN0/C12IN0-/C2OUT/SRnQ/SS/SEG12/VCAP
bit 2	C2OUTSEL: Comparator C2 Output Pin Selection bit
	0 = C2OUT function is on RA5/AN4/C2OUT/SRnQ/SS/CPS7/SEG5/VCAP
	1 = C2OUT function is on RA0/AN0/C12IN0-/C2OUT/SRnQ/SS/SEG12/VCAP
bit 1	SSSEL: SS Input Pin Selection bit
	0 = SS function is on RA5/AN4/C2OUT/SRNQ/SS/CPS7/SEG5/VCAP
	1 = SS function is on RA0/AN0/C12IN0-/C2OUT/SRNQ/SS/SEG12/VCAP
bit 0	CCP2SEL: CCP2 Input/Output Pin Selection bit
	0 = CCP2/P2A function is on RC1/T1OSI/CCP2/P2A
	1 = CCP2/P2A function is on RB3/AN9/C12IN2-/CPS3/CCP2/P2A/VLCD3

### 12.3 PORTA Registers

### 12.3.1 DATA REGISTER

PORTA is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 12-3). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). Example 12-1 shows how to initialize PORTA.

Reading the PORTA register (Register 12-2) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATA).

### 12.3.2 DIRECTION CONTROL

The TRISA register (Register 12-3) controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

### 12.3.3 ANALOG CONTROL

The ANSELA register (Register 12-5) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELA bits has no effect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note: The ANSELA bits default to the Analog mode after Reset. To use any pins as digital general purpose or peripheral inputs, the corresponding ANSEL bits must be initialized to '0' by user software.

### 12.3.4 PORTA FUNCTIONS AND OUTPUT PRIORITIES

Each PORTA pin is multiplexed with other functions. The pins, their combined functions and their output priorities are shown in Table 12-2.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the highest priority.

Analog input functions, such as ADC, comparator and CapSense inputs, are not shown in the priority lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown in the priority list.

Pin Name	Function Priority <sup>(1)</sup>
RA0	VCAP SEG12 (LCD) SRNQ (SR Latch) C2OUT (Comparator) RA0
RA1	SEG7 (LCD) RA1
RA2	COM2 (LCD) AN2 (DAC) RA2
RA3	COM3 (LCD) SEG15 RA3
RA4	SEG4 (LCD) SRQ (SR Latch) C1OUT (Comparator) CCP5 RA4
RA5	VCAP (enabled by Config. Word) SEG5 (LCD) SRNQ (SR Latch) C2OUT (Comparator) RA5
RA6	VCAP (enabled by Config. Word) OSC2 (enabled by Config. Word) CLKOUT (enabled by Config. Word) SEG1 (LCD) RA6
RA7	OSC1/CLKIN (enabled by Config. Word) SEG2 (LCD) RA7

Note 1: Priority listed from highest to lowest.

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
u = Bit is unch	nanged	x = Bit is unkr	iown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set '0' = Bit is cleared		ared							
bit 7-0 <b>RA&lt;7:0&gt;</b> : PORTA I/O Value bits <sup>(1)</sup>									

1 = Port pin is > VIH

0 = Port pin is < VIL

**Note 1:** Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

### REGISTER 12-3: TRISA: PORTA TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISA7  | TRISA6  | TRISA5  | TRISA4  | TRISA3  | TRISA2  | TRISA1  | TRISA0  |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 TRISA<7:0>: PORTA Tri-State Control bits

1 = PORTA pin configured as an input (tri-stated)

0 = PORTA pin configured as an output

### REGISTER 12-4: LATA: PORTA DATA LATCH REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATA7   | LATA6   | LATA5   | LATA4   | LATA3   | LATA2   | LATA1   | LATA0   |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 LATA<7:0>: PORTA Output Latch Value bits<sup>(1)</sup>

**Note 1:** Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
_	—	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

### REGISTER 12-5: ANSELA: PORTA ANALOG SELECT REGISTER

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **ANSA<5:0>**: Analog Select between Analog or Digital Function on pins RA<5:0>, respectively 0 = Digital I/O. Pin is assigned to port or digital special function.

1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.

**Note 1:** When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	—			CHS<4:0>			GO/DONE	ADON	143
ADCON1	ADFM		ADCS<2:0>		—	ADNREF ADPRE		F<1:0>	144
ANSELA	—	—	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	117
APFCON	—	CCP3SEL	T1GSEL	P2BSEL	SRNQSEL	C2OUTSEL	SSSEL	CCP2SEL	114
CM1CON0	C10N	C1OUT	C10E	C1POL	—	C1SP	C1HYS	C1SYNC	163
CM2CON0	C2ON	C2OUT	C2OE	C2POL	_	C2SP	C2HYS	C2SYNC	163
CM1CON1	C1NTP	C1INTN	C1PCI	H<1:0>	_	—	C1NCI	H<1:0>	164
CM2CON1	C2NTP	C2INTN	C2PCI	H<1:0>	_	—	C2NCI	H<1:0>	164
CPSCON0	CPSON	CPSRM		—	CPSRN	IG<1:0>	CPSOUT	TOXCS	311
CPSCON1	—	—	_	—	—		CPSCH<2:0>	>	312
DACCON0	DACEN	DACLPS	DACOE	—	DACPS	SS<1:0>	—	DACNSS	156
LATA	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	116
LCDCON	LCDEN	SLPEN	WERR	—	CS<	:1:0>	LMUX	(<1:0>	315
LCDSE0	SE7	SE6	SE5	SE4	SE3	SE2	SE1	SE0	319
LCDSE1	SE15	SE14	SE13	SE12	SE11	SE10	SE9	SE8	319
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		173
PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	116
SRCON0	SRLEN	:	SRCLK<2:0>	>	SRQEN	SRNQEN	SRPS	SRPR	169
SSPCON1	WCOL	SSPOV	SSPEN	СКР		SSPN	<3:0>		268
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	116

#### **TABLE 12-3**: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

### TABLE 12-4: SUMMARY OF CONFIGURATION WORD WITH PORTA

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8			FCMEN	IESO	CLKOUTEN	BORE	N<1:0>	CPD	40
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE	E<1:0>		FOSC<2:0>		46
0015100	13:8	_	_	LVP	DEBUG	_	BORV	STVREN	PLLEN	40
CONFIG2	7:0	1		VCAPEN	l<1:0> <sup>(1)</sup>	_		WRT	<1:0>	48

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by PORTA. Note 1: PIC16F1933 only.

### 12.4 PORTB Registers

### 12.4.1 DATA REGISTER

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB (Register 12-7). Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 12-1 shows how to initialize an I/O port.

Reading the PORTB register (Register 12-6) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATB).

### 12.4.2 DIRECTION CONTROL

The TRISB register (Register 12-7) controls the PORTB pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISB register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

### 12.4.3 WEAK PULL-UPS

Each of the PORTB pins has an individually configurable internal weak pull-up. Control bits WPUB<7:0> enable or disable each pull-up (see Register 12-10). Each weak pull-up is automatically turned off when the port pin is configured as an output. All pull-ups are disabled on a Power-on Reset by the WPUEN bit of the OPTION\_REG register.

### 12.4.4 INTERRUPT-ON-CHANGE

All of the PORTB pins are individually configurable as an interrupt-on-change pin. Control bits IOCB<7:0> enable or disable the interrupt function for each pin. The interrupt-on-change feature is disabled on a Power-on Reset. Reference Section 13.0 "Interrupt-on-Change" for more information.

### 12.4.5 ANALOG CONTROL

The ANSELB register (Register 12-9) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELB bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELB bits has no effect on digital output functions. A pin with TRIS clear and ANSELB set will still operate as a digital output, but the Input mode

will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note: The ANSELB bits default to the Analog mode after Reset. To use any pins as digital general purpose or peripheral inputs, the corresponding ANSEL bits must be initialized to '0' by user software.

### 12.4.6 PORTB FUNCTIONS AND OUTPUT PRIORITIES

Each PORTB pin is multiplexed with other functions. The pins, their combined functions and their output priorities are shown in Table 12-5.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the highest priority.

Analog input and some digital input functions are not included in the list below. These input functions can remain active when the pin is configured as an output. Certain digital input functions override other port functions and are included in the priority list.

Pin Name	Function Priority <sup>(1)</sup>
RB0	SEG0 (LCD) CCP4 RB0
RB1	P1C (ECCP1) RB1
RB2	P1B (ECCP1) RB2
RB3	CCP2/P2A RB3
RB4	COM0 P1D RB4
RB5	COM1 P2B CCP3/P3A RB5
RB6	ICSPCLK (Programming) ICDCLK (enabled by Config. Word) SEG14 (LCD) RB6
RB7	ICSPDAT (Programming) ICDDAT (enabled by Config. Word) SEG13 (LCD) RB7

TABLE 12-5: PORTB OUTPUT PRIORITY

Note 1: Priority listed from highest to lowest.

### **REGISTER 12-6: PORTB: PORTB REGISTER**

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
bit 7		·				•	bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 **RB<7:0>:** PORTB I/O Pin bits 1 = Port pin is > VIH 0 = Port pin is < VIL

### REGISTER 12-7: TRISB: PORTB TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISB7  | TRISB6  | TRISB5  | TRISB4  | TRISB3  | TRISB2  | TRISB1  | TRISB0  |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **TRISB<7:0>:** PORTB Tri-State Control bits

1 = PORTB pin configured as an input (tri-stated)

0 = PORTB pin configured as an output

### REGISTER 12-8: LATB: PORTB DATA LATCH REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATB7   | LATB6   | LATB5   | LATB4   | LATB3   | LATB2   | LATB1   | LATB0   |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

### bit 7-0 LATB<7:0>: PORTB Output Latch Value bits<sup>(1)</sup>

**Note 1:** Writes to PORTB are actually written to corresponding LATB register. Reads from PORTB register is return of actual I/O pin values.

U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
—	—	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
u = Bit is unchanged x = Bit is unknown			nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

### REGISTER 12-9: ANSELB: PORTB ANALOG SELECT REGISTER

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **ANSB<5:0>**: Analog Select between Analog or Digital Function on Pins RB<5:0>, respectively 0 = Digital I/O. Pin is assigned to port or digital special function.

- 1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.
- **Note 1:** When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

### REGISTER 12-10: WPUB: WEAK PULL-UP PORTB REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| WPUB7   | WPUB6   | WPUB5   | WPUB4   | WPUB3   | WPUB2   | WPUB1   | WPUB0   |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 WPUB<7:0>: Weak Pull-up Register bits

1 = Pull-up enabled

0 = Pull-up disabled

Note 1: Global WPUEN bit of the OPTION\_REG register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is configured as an output.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	_			CHS<4:0	>		GO/DONE	ADON	143
ANSELB		_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	122
APFCON	-	CCP3SEL	T1GSEL	P2BSEL	SRNQSEL	C2OUTSEL	SSSEL	CCP2SEL	114
CCPxCON	PxM∙	<1:0>	DCxB	<1:0>		CCPxM<	3:0>	1	214
CPSCON0	CPSON	CPSRM	_	—	CPSRNG	<1:0>	CPSOUT	T0XCS	311
CPSCON1	-	_	_	_	_	(	CPSCH<2:0>		
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	82
IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	131
IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	131
IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	131
LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	121
LCDCON	LCDEN	SLPEN	WERR	_	CS<1:	0>	LMUX	(<1:0>	315
LCDSE0	SE7	SE6	SE5	SE4	SE3	SE2	SE1	SE0	319
LCDSE1	SE15	SE14	SE13	SE12	SE11	SE10	SE9	SE8	319
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		173
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	121
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GS	S<1:0>	184
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	121
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	122

<b>TABLE 12-6</b> :	SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTB.

### 12.5 PORTC Registers

### 12.5.1 DATA REGISTER

PORTC is a 8-bit wide, bidirectional port. The corresponding data direction register is TRISC (Register 12-12). Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 12-1 shows how to initialize an I/O port.

Reading the PORTC register (Register 12-11) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATC).

### 12.5.2 DIRECTION CONTROL

The TRISC register (Register 12-12) controls the PORTC pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISC register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

### 12.5.3 PORTC FUNCTIONS AND OUTPUT PRIORITIES

Each PORTC pin is multiplexed with other functions. The pins, their combined functions and their output priorities are shown in Table 12-7.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the lowest number in the following lists.

Analog input and some digital input functions are not included in the list below. These input functions can remain active when the pin is configured as an output. Certain digital input functions override other port functions and are included in the priority list.

Pin Name	Function Priority <sup>(1)</sup>
RC0	T1OSO (Timer1 Oscillator) CCP2/P2B RC0
RC1	T1OSI (Timer1 Oscillator) CCP2/P2A RC1
RC2	SEG3 (LCD) CCP1/P1A RC2
RC3	SEG6 (LCD) SCL (MSSP) SCK (MSSP) RC3
RC4	SEG11 (LCD) SDA (MSSP) RC4
RC5	SEG10 (LCD) SDO (MSSP) RC5
RC6	ISEG9 (LCD) TX (EUSART) CK (EUSART) CCP3/P3A RC6
RC7	SEG8 (LCD) DT (EUSART) CCP3/P3B RC7

#### TABLE 12-7: PORTC OUTPUT PRIORITY

**Note 1:** Priority listed from highest to lowest.

### REGISTER 12-11: PORTC: PORTC REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0		
bit 7							bit 0		
Legend:									
R = Readable I	bit	W = Writable I	bit	U = Unimplemented bit, read as '0'					
u = Bit is unchanged x = Bit is unknown				-n/n = Value a	at POR and BO	R/Value at all o	ther Resets		
'1' = Bit is set		'0' = Bit is clea	ared						

bit 7-0 RC<7:0>: PORTC General Purpose I/O Pin bits 1 = Port pin is > VIH 0 = Port pin is < VIL

### REGISTER 12-12: TRISC: PORTC TRI-STATE REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TRISC7  | TRISC6  | TRISC5  | TRISC4  | TRISC3  | TRISC2  | TRISC1  | TRISC0  |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **TRISC<7:0>:** PORTC Tri-State Control bits

1 = PORTC pin configured as an input (tri-stated)

0 = PORTC pin configured as an output

### REGISTER 12-13: LATC: PORTC DATA LATCH REGISTER

| R/W-x/u |
|---------|---------|---------|---------|---------|---------|---------|---------|
| LATC7   | LATC6   | LATC5   | LATC4   | LATC3   | LATC2   | LATC1   | LATC0   |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

### bit 7-0 LATC<7:0>: PORTC Output Latch Value bits<sup>(1)</sup>

**Note 1:** Writes to PORTC are actually written to corresponding LATC register. Reads from PORTC register is return of actual I/O pin values.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON	—	CCP3SEL	T1GSEL	P2BSEL	SRNQSEL	C2OUTSEL	SSSEL	CCP2SEL	114
CCPxCON	PxM	<1:0>	DCxB	<1:0>		CCPxN	/<3:0>		214
LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	125
LCDCON	LCDEN	SLPEN	WERR	—	CS<	1:0>	LMUX	<1:0>	315
LCDSE0	SE7	SE6	SE5	SE4	SE3	SE2	SE1	SE0	319
LCDSE1	SE15	SE14	SE13	SE12	SE11	SE10	SE9	SE8	319
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	125
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	286
SSPCON1	WCOL	SSPOV	SSPEN	СКР		SSPM	<3:0>		268
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	267
T1CON	TMR10	CS<1:0>	T1CKP	S<1:0>	T10SCEN	T1SYNC	_	TMR10N	183
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	285
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	125

### TABLE 12-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTC.

### 12.6 PORTE Registers

#### 12.6.1 DATA REGISTER

<u>RE3</u> is input only, and also functions as  $\overline{MCLR}$ . The MCLR feature can be disabled via a configuration fuse. RE3 also supplies the programming voltage. The TRIS bit for RE3 (TRISE3) always reads '1'.

### **REGISTER 12-14: PORTE: PORTE REGISTER**

# U-0 U-0 U-0 R-x/u U-0 U-0 U-0 RE3 bit 7 bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4	Unimplemented: Read as '0'
bit 3	RE3: PORTE Input Pin bit
	1 = Port pin is > Viн
	0 = Port pin is < VIL
bit 2-0	Unimplemented: Read as '0'

### REGISTER 12-15: TRISE: PORTE TRI-STATE REGISTER

U-0	U-0	U-0	U-0	U-1 <sup>(1)</sup>	U-0	U-0	U-0
_	—	_	_	—	—	_	_
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4	Unimplemented: Read as '0'
bit 3	Unimplemented: Read as '1'

bit 2-0 Unimplemented: Read as '0'

Note 1: Unimplemented, read as '1'.

### 12.6.2 PORTE FUNCTIONS AND OUTPUT PRIORITIES

No output priorities, RE3 is an input only pin.

### REGISTER 12-16: WPUE: WEAK PULL-UP PORTE REGISTER

U-0	U-0	U-0	U-0	R/W-1/1	U-0	U-0	U-0
_	_	_	_	WPUE3	_	_	—
bit 7		·		•			bit 0
Legend:							
R = Readable bit W = Writable bi		bit	U = Unimplemented bit, read as '0'				
u = Bit is ur	Bit is unchanged x = Bit is unknown -n/n =		-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is s	et	'0' = Bit is clea	ared				
bit 7-4	Unimplemer	nted: Read as '	כי				
bit 3	<b>WPUE3:</b> Wea 1 = Pull-up e	ak Pull-up Regi nabled	ster bit				

0 = Pull-up disabled

bit 2-0 Unimplemented: Read as '0'

**Note 1:** Global WPUEN bit of the OPTION\_REG register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is configured as an output.

### TABLE 12-9: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0			CHS<4:0>				GO/DONE	ADON	143
CCPxCON	PxM<	<1:0>	DCxB	DCxB<1:0> CCPxM<3:0>		CCPxM<3:0>			
LCDCON	LCDEN	SLPEN	WERR	_	CS<1:0>		LMUX<1:0>		315
LCDSE2	SE23	SE22	SE21	SE20	SE19	SE18	SE17	SE16	319
PORTE	—	_	_	_	RE3	—	_	_	127
TRISE	_	_	_	_	(3)	_	_		127
WPUE	_	_			WPUE3	_	_	_	128

Legend: x = unknown, u = unchanged, – = unimplemented locations read as '0'. Shaded cells are not used by PORTE.

Note 1: Unimplemented, read as '1'.

### 13.0 INTERRUPT-ON-CHANGE

The PORTB pins can be configured to operate as Interrupt-On-Change (IOC) pins. An interrupt can be generated by detecting a signal that has either a rising edge or a falling edge. Any individual PORT IOC pin, or combination of PORT IOC pins, can be configured to generate an interrupt. The interrupt-on-change module has the following features:

- Interrupt-on-Change enable (Master Switch)
- Individual pin configuration
- · Rising and falling edge detection
- Individual pin interrupt flags

Figure 13-1 is a block diagram of the IOC module.

### 13.1 Enabling the Module

To allow individual PORTB pins to generate an interrupt, the IOCIE bit of the INTCON register must be set. If the IOCIE bit is disabled, the edge detection on the pin will still occur, but an interrupt will not be generated.

### 13.2 Individual Pin Configuration

For each PORTB pin, a rising edge detector and a falling edge detector are present. To enable a pin to detect a rising edge, the associated IOCBPx bit of the IOCBP register is set. To enable a pin to detect a falling edge, the associated IOCBNx bit of the IOCBN register is set.

A pin can be configured to detect rising and falling edges simultaneously by setting both the IOCBPx bit and the IOCBNx bit of the IOCBP and IOCBN registers, respectively.

### 13.3 Interrupt Flags

The IOCBFx bits located in the IOCBF register are status flags that correspond to the Interrupt-on-change pins of PORTB. If an expected edge is detected on an appropriately enabled pin, then the status flag for that pin will be set, and an interrupt will be generated if the IOCIE bit is set. The IOCIF bit of the INTCON register reflects the status of all IOCBFx bits.

### 13.4 Clearing Interrupt Flags

The individual status flags, (IOCBFx bits), can be cleared by resetting them to zero. If another edge is detected during this clearing operation, the associated status flag will be set at the end of the sequence, regardless of the value actually being written.

In order to ensure that no detected edge is lost while clearing flags, only AND operations masking out known changed bits should be performed. The following sequence is an example of what should be performed.

### EXAMPLE 13-1: CLEARING INTERRUPT FLAGS (PORTA EXAMPLE)


MOVLW 0xff XORWF IOCBF, W ANDWF IOCBF, F

### 13.5 Operation in Sleep

The interrupt-on-change interrupt sequence will wake the device from Sleep mode, if the IOCIE bit is set.

If an edge is detected while in Sleep mode, the IOCBF register will be updated prior to the first instruction executed out of Sleep.

### PIC16(L)F193X



### 13.6 Register Definitions: Interrupt-on-Change Control

### **REGISTER 13-1: IOCBP: INTERRUPT-ON-CHANGE POSITIVE EDGE REGISTER**

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0
bit 7							bit 0
l ogond:							

Legenu.		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

**IOCBP<7:0>:** Interrupt-on-Change Positive Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a positive going edge. IOCBFx bit and IOCIF flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

### REGISTER 13-2: IOCBN: INTERRUPT-ON-CHANGE NEGATIVE EDGE REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| IOCBN7  | IOCBN6  | IOCBN5  | IOCBN4  | IOCBN3  | IOCBN2  | IOCBN1  | IOCBN0  |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0

**IOCBN<7:0>:** Interrupt-on-Change Negative Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a negative going edge. IOCBFx bit and IOCIF flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

### REGISTER 13-3: IOCBF: INTERRUPT-ON-CHANGE FLAG REGISTER

| R/W/HS-0/0 |
|------------|------------|------------|------------|------------|------------|------------|------------|
| IOCBF7     | IOCBF6     | IOCBF5     | IOCBF4     | IOCBF3     | IOCBF2     | IOCBF1     | IOCBF0     |
| bit 7      |            |            |            |            |            |            | bit 0      |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

bit 7-0 **IOCBF<7:0>:** Interrupt-on-Change Flag bits

- 1 = An enabled change was detected on the associated pin.
   Set when IOCBPx = 1 and a rising edge was detected on RBx, or when IOCBNx = 1 and a falling edge was detected on RBx.
- 0 = No change was detected, or the user cleared the detected change.

### PIC16(L)F193X

-								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
_		ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	122
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	82
IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	131
IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	131
IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	131
TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	121
	GIE IOCBF7 IOCBN7 IOCBP7	—         —           GIE         PEIE           IOCBF7         IOCBF6           IOCBN7         IOCBN6           IOCBP7         IOCBP6	Image: marked with a state with a	Image: marked bit with with with with with with with wi	ANSB5ANSB4ANSB3GIEPEIETMR0IEINTEIOCIEIOCBF7IOCBF6IOCBF5IOCBF4IOCBF3IOCBN7IOCBN6IOCBN5IOCBN4IOCBN3IOCBP7IOCBP6IOCBP5IOCBP4IOCBP3	Image: Mark Mark Mark Mark Mark Mark Mark Mark	ANSB5ANSB4ANSB3ANSB2ANSB1GIEPEIETMR0IEINTEIOCIETMR0IFINTFIOCBF7IOCBF6IOCBF5IOCBF4IOCBF3IOCBF2IOCBF1IOCBN7IOCBN6IOCBN5IOCBN4IOCBN3IOCBN2IOCBN1IOCBP7IOCBP6IOCBP5IOCBP4IOCBP3IOCBN2IOCBN1	—         ANSB5         ANSB4         ANSB3         ANSB2         ANSB1         ANSB0           GIE         PEIE         TMR0IE         INTE         IOCIE         TMR0IF         INTF         IOCIF           IOCBF7         IOCBF6         IOCBF5         IOCBF4         IOCBF3         IOCBF2         IOCBF1         IOCBF0           IOCBP7         IOCB6         IOCBF5         IOCBF4         IOCBF3         IOCBF2         IOCBF1         IOCBF0           IOCBP7         IOCB6         IOCBF5         IOCBF4         IOCBF3         IOCBP2         IOCBN1         IOCBN0           IOCBP7         IOCBF6         IOCBF5         IOCBF4         IOCBP3         IOCBP2         IOCBP1         IOCBP0

### TABLE 13-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CHANGE

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by interrupt-on-change.

### 14.0 FIXED VOLTAGE REFERENCE (FVR)

The Fixed Voltage Reference, or FVR, is a stable voltage reference, independent of VDD, with 1.024V, 2.048V or 4.096V selectable output levels. The output of the FVR can be configured to supply a reference voltage to the following:

- · ADC input channel
- ADC positive reference
- Comparator positive input
- Digital-to-Analog Converter (DAC)
- · Capacitive Sensing (CPS) module
- · LCD bias generator

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

### 14.1 Independent Gain Amplifiers

The output of the FVR supplied to the ADC, Comparators, DAC and CPS is routed through two independent programmable gain amplifiers. Each amplifier can be programmed for a gain of 1x, 2x or 4x, to produce the three possible voltage levels.


The ADFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Reference Section 15.0 "Analog-to-Digital Converter (ADC) Module" for additional information.

The CDAFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the DAC, CPS and Comparator module. Reference Section 17.0 "Digital-to-Analog Converter (DAC) Module", Section 18.0 "Comparator Module" and Section 26.0 "Capacitive Sensing (CPS) Module" for additional information.

### 14.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. Once the circuits stabilize and are ready for use, the FVRRDY bit of the FVRCON register will be set. See in **Section 30.0 "Electrical Specifications**" for the minimum delay requirement.

### FIGURE 14-1: VOLTAGE REFERENCE BLOCK DIAGRAM



### 14.3 Register Definitions: FVR Control

REGISTER 14-1. I VROOM. TIKED VOLTAGE REFERENCE CONTROL REGISTER	REGISTER 14-1:	FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER
--	----------------	--

		-									
R/W-0/0	R-q/q	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0				
FVREN	FVRRDY <sup>(1)</sup>	TSEN	TSRNG	CDAF	/R<1:0>	ADFVI	R<1:0>				
bit 7						·	bit				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'					
u = Bit is unchanged		x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets				
'1' = Bit is se	t	'0' = Bit is cle	ared	q = Value dep	ends on condit	ion					
bit 7	1 = Fixed Vo	d Voltage Refe Itage Referenc Itage Referenc	e is enabled	bit							
bit 6	1 = Fixed Vo	<b>FVRRDY:</b> Fixed Voltage Reference Ready Flag bit <sup>(1)</sup> 1 = Fixed Voltage Reference output is ready for use 0 = Fixed Voltage Reference output is not ready or not enabled									
bit 5	1 = Tempera	erature Indicator ture Indicator i ture Indicator i	s enabled	)							
bit 4	1 = VOUT = V	perature Indica /DD - 4VT (High /DD - 2VT (Low	n Range)	election bit <sup>(3)</sup>							
bit 3-2	11 = Compar 10 = Compar 01 = Compar	<ul> <li>0 = VOUT = VDD - 2VT (Low Range)</li> <li>CDAFVR&lt;1:0&gt;: Comparator and DAC Fixed Voltage Reference Selection bit</li> <li>11 = Comparator and DAC Fixed Voltage Reference Peripheral output is 4x (4.096V)<sup>(2)</sup></li> <li>10 = Comparator and DAC Fixed Voltage Reference Peripheral output is 2x (2.048V)<sup>(2)</sup></li> <li>01 = Comparator and DAC Fixed Voltage Reference Peripheral output is 1x (1.024V)</li> <li>00 = Comparator and DAC Fixed Voltage Reference Peripheral output is off</li> </ul>									
bit 1-0	ADFVR<1:0>: ADC Fixed Voltage Reference Selection bit 11 = ADC Fixed Voltage Reference Peripheral output is 4x (4.096V) <sup>(2)</sup> 10 = ADC Fixed Voltage Reference Peripheral output is 2x (2.048V) <sup>(2)</sup> 01 = ADC Fixed Voltage Reference Peripheral output is 1x (1.024V) 00 = ADC Fixed Voltage Reference Peripheral output is off										
	VRRDY is always			•							

- 2: Fixed Voltage Reference output cannot exceed VDD.
- 3: See Section 16.0 "Temperature Indicator Module" for additional information.

### TABLE 14-1: SUMMARY OF REGISTERS ASSOCIATED WITH FIXED VOLTAGE REFERENCE

Nam	е	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	1	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	CDAFVR<1:0>		R<1:0>	135

**Legend:** Shaded cells are not used with Fixed Voltage Reference.

NOTES:


### 15.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC result registers (ADRESH:ADRESL register pair). Figure 15-1 shows the block diagram of the ADC.

The ADC voltage reference is software selectable to be either internally generated or externally supplied.

### FIGURE 15-1: ADC BLOCK DIAGRAM

The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.



### 15.1 ADC Configuration

When configuring and using the ADC the following functions must be considered:

- Port configuration
- Channel selection
- ADC voltage reference selection
- ADC conversion clock source
- Interrupt control
- Result formatting

### 15.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 12.0 "I/O Ports"** for more information.

Note:	Analog voltages on any pin that is defined										
	as a digital input may cause the input										
	buffer to conduct excess current.										

### 15.1.2 CHANNEL SELECTION

There are 14 channel selections available:

- AN<13:8, 4:0> pins
- Temperature Indicator
- DAC\_output
- FVR (Fixed Voltage Reference) Output

Refer to Section 16.0 "Temperature Indicator Module", Section 17.0 "Digital-to-Analog Converter (DAC) Module" and Section 14.0 "Fixed Voltage Reference (FVR)" for more information on these channel selections.

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 15.2 "ADC Operation**" for more information.

### 15.1.3 ADC VOLTAGE REFERENCE

The ADPREF bits of the ADCON1 register provides control of the positive voltage reference. The positive voltage reference can be:

- VREF+ pin
- Vdd

The ADNREF bits of the ADCON1 register provides control of the negative voltage reference. The negative voltage reference can be:

- VREF- pin
- Vss

See Section 14.0 "Fixed Voltage Reference (FVR)" for more details on the fixed voltage reference.

### 15.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- · FRC (dedicated internal oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11.5 TAD periods as shown in Figure 15-2.

For correct conversion, the appropriate TAD specification must be met. Refer to the A/D conversion requirements in **Section 30.0 "Electrical Specifications"** for more information. Table 15-1 gives examples of appropriate ADC clock selections.

Note: Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.

### TABLE 15-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES

ADC Clock P	eriod (TAD)	Device Frequency (Fosc) Device Frequency (Fosc)								
ADC Clock Source	ADCS<2:0>	32 MHz	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz			
Fosc/2	000	62.5ns <sup>(2)</sup>	100 ns <sup>(2)</sup>	125 ns <sup>(2)</sup>	250 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	2.0 μs			
Fosc/4	100	125 ns <sup>(2)</sup>	200 ns <sup>(2)</sup>	250 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	1.0 μs	4.0 μs			
Fosc/8	001	0.5 μs <sup>(2)</sup>	400 ns <sup>(2)</sup>	0.5 μs <sup>(2)</sup>	1.0 μs	2.0 μs	8.0 μs <sup>(3)</sup>			
Fosc/16	101	800 ns	800 ns	1.0 μs	2.0 μs	4.0 μs	16.0 μs <sup>(3)</sup>			
Fosc/32	010	1.0 μs	1.6 μs	2.0 μs	4.0 μs	8.0 μs <sup>(3)</sup>	32.0 μs <sup>(3)</sup>			
Fosc/64	110	2.0 μs	3.2 μs	4.0 μs	8.0 μs <sup>(3)</sup>	16.0 μs <sup>(3)</sup>	64.0 μs <sup>(3)</sup>			
FRC	x11	1.0-6.0 μs <sup>(1,4)</sup>	1.0-6.0 μs <sup>(1,4)</sup>	1.0-6.0 μs <sup>(1,4)</sup>	1.0-6.0 μs <sup>(1,4)</sup>	1.0-6.0 μs <sup>(1,4)</sup>	1.0-6.0 μs <sup>(1,4)</sup>			

Legend: Shaded cells are outside of recommended range.

**Note 1:** The FRC source has a typical TAD time of 1.6  $\mu$ s for VDD.

2: These values violate the minimum required TAD time.

3: For faster conversion times, the selection of another clock source is recommended.

4: The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock FOSC. However, the FRC clock source must be used when conversions are to be performed with the device in Sleep mode.

### FIGURE 15-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES

Tcy - Tad	TAD1	TAD2	TAD3	TAD4	TAD5	TAD6	TAD7	TAD8	Tad9	TAD10	TAD11		
<b>≜</b> ↑ †		b9	b8	b7	b6	b5	b4	b3	b2	b1	b0		
	onvers	sion sta	arts										
Holding	capac	itor is	discon	nected	from a	inalog i	nput (t	ypically	<sup>,</sup> 100 n	is)			
 Set GO b	hit												
5et 60 t	JIL				C	)n tha f		a cycle					
On the following cycle: ADRESH:ADRESL is loaded, GO bit is cleared,													
					A	DIF bit	is set,	holding	g capa	citor is	connec	cted to analo	og inpu

### 15.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

Note 1:	The ADIF bit is set at the completion of
	every conversion, regardless of whether
	or not the ADC interrupt is enabled.

2: The ADC operates during Sleep only when the FRC oscillator is selected.


This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the GIE and PEIE bits of the INTCON register must be disabled. If the GIE and PEIE bits of the INTCON register are enabled, execution will switch to the Interrupt Service Routine.

### 15.1.6 RESULT FORMATTING

The 10-bit A/D conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON1 register controls the output format.

Figure 15-3 shows the two output formats.

### FIGURE 15-3: 10-BIT A/D CONVERSION RESULT FORMAT



### 15.2 ADC Operation

### 15.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/ DONE bit of the ADCON0 register to a '1' will start the Analog-to-Digital conversion.

Note:	The GO/DONE bit should not be set in the
	same instruction that turns on the ADC.
	Refer to Section 15.2.6 "A/D Conver-
	sion Procedure".

### 15.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- Set the ADIF Interrupt Flag bit
- Update the ADRESH and ADRESL registers with new conversion result

### 15.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared in software. The ADRESH and ADRESL registers will be updated with the partially complete Analog-to-Digital conversion sample. Incomplete bits will match the last bit converted.

Note: A device Reset forces all registers to their Reset state. Thus, the ADC module is turned off and any pending conversion is terminated.

### 15.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC clock source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

### 15.2.5 SPECIAL EVENT TRIGGER

The Special Event Trigger of the CCPx/ECCPX module allows periodic ADC measurements without software intervention. When this trigger occurs, the GO/DONE bit is set by hardware and the Timer1 counter resets to zero.

#### TABLE 15-2: SPECIAL EVENT TRIGGER

Device	CCPx/ECCPx
PIC16(L)F1933	CCP5

Using the Special Event Trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met.

Refer to **Section 23.0 "Capture/Compare/PWM Modules**" for more information.

### 15.2.6 A/D CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
  - Disable pin output driver (Refer to the TRIS register)
  - Configure pin as analog (Refer to the ANSEL register)
- 2. Configure the ADC module:
  - Select ADC conversion clock
  - Configure voltage reference
  - Select ADC input channel
  - Turn on ADC module
- 3. Configure ADC interrupt (optional):
  - Clear ADC interrupt flag
  - · Enable ADC interrupt
  - Enable peripheral interrupt
  - Enable global interrupt<sup>(1)</sup>
- 4. Wait the required acquisition time<sup>(2)</sup>.
- 5. Start conversion by setting the  $GO/\overline{DONE}$  bit.
- 6. Wait for ADC conversion to complete by one of the following:
  - Polling the GO/DONE bit
  - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result.
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).

Note 1: The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.

2: Refer to Section 15.4 "A/D Acquisition Requirements".

### EXAMPLE 15-1: A/D CONVERSION

```
; This code block configures the ADC
; for polling, Vdd and Vss references, Frc
; clock and ANO input.
;Conversion start & polling for completion
; are included.
BANKSEL ADCON1
MOVLW B'11110000' ;Right justify, Frc
                   ;clock
MOVWF
       ADCON1
                  ;Vdd and Vss Vref
BANKSEL TRISA
                  ;
BSF
       TRISA,0 ;Set RAO to input
BANKSEL ANSEL
                  ;
        ANSEL,0 ;Set RAO to analog
BSF
BANKSEL
        ADCON0
                    ;
        B'00000001' ;Select channel ANO
MOVLW
MOVWF
        ADCON0
                   ;Turn ADC On
CALL
        SampleTime ;Acquisiton delay
       ADCON0, ADGO ; Start conversion
BSF
BTFSC ADCON0, ADGO ; Is conversion done?
GOTO
        $-1
                 ;No, test again
BANKSEL ADRESH
                  ;
MOVF
        ADRESH,W ;Read upper 2 bits
        RESULTHI ;store in GPR space
MOVWF
BANKSEL
        ADRESL
                    ;
        ADRESL,W
MOVF
                   ;Read lower 8 bits
        RESULTLO ;Store in GPR space
MOVWE
```

### 15.3 Register Definitions: ADC Control

### REGISTER 15-1: ADCON0: A/D CONTROL REGISTER 0

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0				
			CHS<4:0>			GO/DONE	ADON				
oit 7							bit				
<b>₋egend:</b> R = Readabl	la hit	W = Writable	hit	II – Unimplon	nanted hit rea	vd oo 'O'					
		x = Bit is unki			nented bit, rea	OR/Value at all o	othor Donata				
u = Bit is und 1' = Bit is se	•				at FOR and B	JR/ value at all t					
I = BIUS SE		'0' = Bit is cle	ared								
oit 7	Unimpleme	nted: Read as '	0'								
oit 6-2	CHS<4:0>:	Analog Channe	Select bits								
		11111 = FVR (Fixed Voltage Reference) Buffer 1 Output <sup>(2)</sup>									
	11110 = <b>D</b> A		(3)								
		mperature Indic eserved. No cha		d							
	• •	serveu. No cha	mer connecte	u.							
	•										
	•										
		eserved. No cha	nnel connecte	d.							
	01101 = AN	-									
	01100 = AN										
	01011 = AN 01010 = AN										
	01000 = AN										
	01000 = AN										
		served. No cha	nnel connecte	d.							
	00110 <b>= Re</b>	eserved. No cha	nnel connecte	d.							
	00101 = Re	eserved. No cha	nnel connecte	d.							
	00100 = AN	14									
	00011 = AN										
	00010 = AN										
	00001 = AN 00000 = AN										
oit 1		A/D Conversion	Status bit								
	1 = A/D conv	version cycle in	progress. Sett	ing this bit start	s an A/D conv	ersion cycle.					
	This bit is	s automatically	cleared by har	dware when the		ion has complet	ed.				
	0 = A/D conv	version complet	ed/not in prog	ress							
oit 0	ADON: ADC	Enable bit									
	1 = ADC is e										
	0 = ADC is c	lisabled and co	nsumes no op	erating current							
	ee Section 17.0	-	-			information.					
<b>2</b> : S	ee Section 14.0	0 "Fixed Voltag	e Reference	(FVR)" for more	e information.						
3: S	ee Section 16.0	) "Temperature	Indicator Mo	dule" for more	information						

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	
ADFM AI		ADCS<2:0>	ADCS<2:0>		— ADNREF		ADPREF<1:0>	
bit 7							bit C	
Legend:								
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'				
u = Bit is unchanged		x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is cleared						
bit 7	1 = Right ju: loaded.	Result Format S stified. Six Most ified. Six Least	Significant bi					
bit 6-4	111 = FRC ( 110 = Fosc 101 = Fosc 100 = Fosc	/16 /4 /clock supplied f /32 /8	rom a dedicat	ed RC oscillato				
bit 3	Unimplemented: Read as '0'							
bit 2	ADNREF: A/D Negative Voltage Reference Configuration bit 1 = VREF- is connected to external VREF- pin <sup>(1)</sup> 0 = VREF- is connected to Vss							
bit 1-0	ADPREF<1:0>: A/D Positive Voltage Reference Configuration bits 11 = VREF+ is connected to internal Fixed Voltage Reference (FVR) module <sup>(1)</sup> 10 = VREF+ is connected to external VREF+ pin <sup>(1)</sup> 01 = Reserved 00 = VREF+ is connected to VDD							

**Note 1:** When selecting the FVR or the VREF+ pin as the source of the positive reference, be aware that a minimum voltage specification exists. See **Section 30.0 "Electrical Specifications**" for details.

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			ADRE	S<9:2>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

## **REGISTER 15-3:** ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

bit 7-0 **ADRES<9:2>:** ADC Result Register bits Upper eight bits of 10-bit conversion result

#### **REGISTER 15-4:** ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
ADRES<1:0>		—	—	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 ADRES<1:0>: ADC Result Register bits Lower two bits of 10-bit conversion result bit 5-0 Reserved: Do not use.

bit 5-0 **Reserved**. Do not use

#### REGISTER 15-5: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
_	—	—	_	—		ADRE	S<9:8>
bit 7							bit 0
Legend:							
R = Readable I	oit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-2 Reserved: Do not use.

bit 1-0 ADRES<9:8>: ADC Result Register bits Upper two bits of 10-bit conversion result

#### **REGISTER 15-6:** ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
ADRES<7:0>									
bit 7									

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ADRES<7:0>: ADC Result Register bits Lower eight bits of 10-bit conversion result

## 15.4 A/D Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 15-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 15-4. The maximum recommended impedance for analog sources is 10 k $\Omega$ . As the

source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an A/D acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 15-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

#### EQUATION 15-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature = 
$$50^{\circ}C$$
 and external impedance of  $10k\Omega 5.0V VDD$   
 $TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$   
 $= TAMP + TC + TCOFF$   
 $= 2\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$ 

The value for TC can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - I}\right) = V_{CHOLD} \qquad ;[1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{CHOLD} \qquad ;[2] V_{CHOLD} charge response to V_{APPLIED} \\V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - I}\right) \qquad ;combining [1] and [2]$$

*Note: Where* n = number *of bits of the ADC.* 

Solving for TC:

$$Tc = -C_{HOLD}(RIC + RSS + RS) \ln(1/2047)$$
  
= -13.5pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.0004885)  
= 1.20\mus


Therefore:

$$TACQ = 5\mu s + 1.20\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$
  
= 7.45\mu s


**Note 1:** The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is  $10 \text{ k}\Omega$ . This is required to meet the pin leakage specification.









Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	_			CHS<4:0>			GO/DONE	ADON	143
ADCON1	ADFM		ADCS<2:0>		_	ADNREF	ADPRE	F<1:0>	144
ADRESH	A/D Result I	Register High	I						145
ADRESL	A/D Result I	Register Low							145
ANSELA	_	_	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	117
ANSELB	_	_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	122
CCP1CON	P1M	<1:0>	DC1E	s<1:0>		214			
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	82
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	83
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	86
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	116
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	121
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	TSRNG CDAFVR<1:0> ADFVR<1:0>				
DACCON0	DACEN	DACLPS	DACOE	—	DACPS	SS<1:0>	—	DACNSS	156
DACCON1	—	_	—			DACR<4:0>		-	156

TABLE 15-3: SUMMARY OF REGISTERS ASSOCIATED WITH ADC

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on condition. Shaded cells are not used for ADC module.

NOTES:

## 16.0 TEMPERATURE INDICATOR MODULE

This family of devices is equipped with a temperature circuit designed to measure the operating temperature of the silicon die. The circuit's range of operating temperature falls between -40°C and +85°C. The output is a voltage that is proportional to the device temperature. The output of the temperature indicator is internally connected to the device ADC.

The circuit may be used as a temperature threshold detector or a more accurate temperature indicator, depending on the level of calibration performed. A one-point calibration allows the circuit to indicate a temperature closely surrounding that point. A two-point calibration allows the circuit to sense the entire range of temperature more accurately. Reference Application Note AN1333, "Use and Calibration of the Internal Temperature Indicator" (DS01333) for more details regarding the calibration process.

## 16.1 Circuit Operation

Figure 16-1 shows a simplified block diagram of the temperature circuit. The proportional voltage output is achieved by measuring the forward voltage drop across multiple silicon junctions.

Equation 16-1 describes the output characteristics of the temperature indicator.

## EQUATION 16-1: VOUT RANGES

High Range: VOUT = VDD - 4VT

Low Range: VOUT = VDD - 2VT


The temperature sense circuit is integrated with the Fixed Voltage Reference (FVR) module. See **Section 14.0 "Fixed Voltage Reference (FVR)"** for more information.

The circuit is enabled by setting the TSEN bit of the FVRCON register. When disabled, the circuit draws no current.

The circuit operates in either high or low range. The high range, selected by setting the TSRNG bit of the FVRCON register, provides a wider output voltage. This provides more resolution over the temperature range, but may be less consistent from part to part. This range requires a higher bias voltage to operate and thus, a higher VDD is needed.

The low range is selected by clearing the TSRNG bit of the FVRCON register. The low range generates a lower voltage drop and thus, a lower bias voltage is needed to operate the circuit. The low range is provided for low voltage operation.

#### FIGURE 16-1: TEMPERATURE CIRCUIT DIAGRAM



## 16.2 Minimum Operating VDD

When the temperature circuit is operated in low range, the device may be operated at any operating voltage that is within specifications.

When the temperature circuit is operated in high range, the device operating voltage, VDD, must be high enough to ensure that the temperature circuit is correctly biased.

Table 16-1 shows the recommended minimum VDD vs. range setting.

#### TABLE 16-1: RECOMMENDED VDD VS. RANGE

Min. VDD, TSRNG = 1	Min. VDD, TSRNG = 0
3.6V	1.8V

## 16.3 Temperature Output

The output of the circuit is measured using the internal Analog-to-Digital Converter. A channel is reserved for the temperature circuit output. Refer to Section 15.0 "Analog-to-Digital Converter (ADC) Module" for detailed information.

## 16.4 ADC Acquisition Time

To ensure accurate temperature measurements, the user must wait at least 200  $\mu$ s after the ADC input multiplexer is connected to the temperature indicator output before the conversion is performed. In addition, the user must wait 200  $\mu$ s between sequential conversions of the temperature indicator output.

TABLE 16-2: SUMMARY OF REGISTERS ASSOCIATED WITH THE TEMPERATURE INDICATO
---

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	′R<1:0>	ADFVF	R<1:0>	118

**Legend:** Shaded cells are unused by the temperature indicator module.

## 17.0 DIGITAL-TO-ANALOG CONVERTER (DAC) MODULE

The Digital-to-Analog Converter supplies a variable voltage reference, ratiometric with the input source, with 32 selectable output levels.

The input of the DAC can be connected to:

- External VREF pins
- VDD supply voltage
- FVR (Fixed Voltage Reference)

The output of the DAC can be configured to supply a reference voltage to the following:

- Comparator positive input
- ADC input channel
- DACOUT pin
- Capacitive Sensing module (CPS)

The Digital-to-Analog Converter (DAC) can be enabled by setting the DACEN bit of the DACCON0 register.

## EQUATION 17-1: DAC OUTPUT VOLTAGE

# $\frac{IF DACEN = 1}{VOUT} = \left( (VSOURCE+ - VSOURCE-) \times \frac{DACR[4:0]}{2^5} \right) + VSOURCE-$

IF DACEN = 0 and DACLPS = 1 and DACR[4:0] = 11111

VOUT = VSOURCE +

#### IF DACEN = 0 and DACLPS = 0 and DACR[4:0] = 00000

VOUT = VSOURCE -

VSOURCE+ = VDD, VREF+, or FVR BUFFER 2

VSOURCE- = VSS or VREF-

## 17.2 Ratiometric Output Level

The DAC output value is derived using a resistor ladder with each end of the ladder tied to a positive and negative voltage reference input source. If the voltage of either input source fluctuates, a similar fluctuation will result in the DAC output value.

The value of the individual resistors within the ladder can be found in **Section 30.0** "Electrical **Specifications**".

## 17.1 Output Voltage Selection

The DAC has 32 voltage level ranges. The 32 levels are set with the DACR<4:0> bits of the DACCON1 register.


The DAC output voltage is determined by the following equations:

## 17.3 DAC Voltage Reference Output


The DAC can be output to the DACOUT pin by setting the DACOE bit of the DACCON0 register to '1'. Selecting the DAC reference voltage for output on the DACOUT pin automatically overrides the digital output buffer and digital input threshold detector functions of that pin. Reading the DACOUT pin when it has been configured for DAC reference voltage output will always return a '0'.

Due to the limited current drive capability, a buffer must be used on the DAC voltage reference output for external connections to DACOUT. Figure 17-2 shows an example buffering technique.









## 17.4 Low-Power Voltage State

In order for the DAC module to consume the least amount of power, one of the two voltage reference input sources to the resistor ladder must be disconnected. Either the positive voltage source, (VSOURCE+), or the negative voltage source, (VSOURCE-) can be disabled.

The negative voltage source is disabled by setting the DACLPS bit in the DACCON0 register. Clearing the DACLPS bit in the DACCON0 register disables the positive voltage source.

#### 17.4.1 OUTPUT CLAMPED TO POSITIVE VOLTAGE SOURCE

The DAC output voltage can be set to VSOURCE+ with the least amount of power consumption by performing the following:

- · Clearing the DACEN bit in the DACCON0 register.
- Setting the DACLPS bit in the DACCON0 register.
- Configuring the DACPSS bits to the proper positive source.
- Configuring the DACR<4:0> bits to '11111' in the DACCON1 register.

This is also the method used to output the voltage level from the FVR to an output pin. See **Section 17.5 "Operation During Sleep"** for more information.

Reference Figure 17-3 for output clamping examples.

## 17.4.2 OUTPUT CLAMPED TO NEGATIVE VOLTAGE SOURCE


The DAC output voltage can be set to VSOURCE- with the least amount of power consumption by performing the following:

- Clearing the DACEN bit in the DACCON0 register.
- Clearing the DACLPS bit in the DACCON0 register.
- Configuring the DACNSS bits to the proper negative source.
- Configuring the DACR<4:0> bits to '00000' in the DACCON1 register.

This allows the comparator to detect a zero-crossing while not consuming additional current through the DAC module.

Reference Figure 17-3 for output clamping examples.

#### FIGURE 17-3: OUTPUT VOLTAGE CLAMPING EXAMPLES



#### 17.5 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the DACCON0 register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

## 17.6 Effects of a Reset

A device Reset affects the following:

- DAC is disabled.
- DAC output voltage is removed from the DACOUT pin.
- The DACR<4:0> range select bits are cleared.
- © 2011-2012 Microchip Technology Inc.

## 17.7 Register Definitions: DAC Control

#### REGISTER 17-1: DACCON0: VOLTAGE REFERENCE CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0
DACEN	DACLPS	DACOE	_	DACPS	SS<1:0>		DACNSS
bit 7	·						bit 0
Legend:							
R = Readable	bit	W = Writable bi	t	U = Unimpleme	ented bit, read as	ʻ0'	
u = Bit is unch	anged	x = Bit is unkno	wn	-n/n = Value at	POR and BOR/Va	alue at all other	Resets
'1' = Bit is set		'0' = Bit is clear	ed				
bit 6 bit 5	1 = DAC Posi 0 = DAC Neg DACOE: DAC 1 = DAC volta		urce selected ource selected nable bit n output on the	DACOUT pin			
bit 4		ed: Read as '0'					
bit 3-2	DACPSS<1:0> 11 = Reserve 10 = FVR Bu 01 = VREF+ p 00 = VDD	ffer2 output	ource Select b	its			
bit 1	Unimplement	ed: Read as '0'					
bit 0	<b>DACNSS:</b> DAG 1 = VREF- 0 = VSS	C Negative Sourc	e Select bits				

#### REGISTER 17-2: DACCON1: VOLTAGE REFERENCE CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—			DACR<4:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5 Unimplemented: Read as '0'

bit 4-0 DACR<4:0>: DAC Voltage Output Select bits

#### TABLE 17-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE DAC MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page	
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFVR<1:0>		ADFVF	R<1:0>	135	
DACCON0	DACEN	DACLPS	DACOE	—	DACPS	SS<1:0>	—	DACNSS	156	
DACCON1	—	—	—		156					
DACCON1	—	—	—		DACR<4:0>					

**Legend:** — = Unimplemented location, read as '0'. Shaded cells are not used with the DAC module.

## 18.0 COMPARATOR MODULE

Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. Comparators are very useful mixed signal building blocks because they provide analog functionality independent of program execution. The analog comparator module includes the following features:

- · Independent comparator control
- Programmable input selection
- · Comparator output is available internally/externally
- Programmable output polarity
- Interrupt-on-change
- · Wake-up from Sleep
- Programmable Speed/Power optimization
- · PWM shutdown
- · Programmable and fixed voltage reference


#### 18.1 Comparator Overview

A single comparator is shown in Figure 18-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.


The comparators available for this device are located in Table 18-1.


#### TABLE 18-1: COMPARATOR AVAILABILITY PER DEVICE

Device	C1	C2
PIC16(L)F1933	٠	٠



#### SINGLE COMPARATOR





#### FIGURE 18-2: COMPARATOR MODULE SIMPLIFIED BLOCK DIAGRAM

## **18.2 Comparator Control**

Each comparator has two control registers: CMxCON0 and CMxCON1.

The CMxCON0 registers (see Register 18-1) contain Control and Status bits for the following:

- Enable
- Output selection
- Output polarity
- Speed/Power selection
- · Hysteresis enable
- Output synchronization

The CMxCON1 registers (see Register 18-2) contain Control bits for the following:

- Interrupt enable
- Interrupt edge polarity
- · Positive input channel selection
- Negative input channel selection

## 18.2.1 COMPARATOR ENABLE

Setting the CxON bit of the CMxCON0 register enables the comparator for operation. Clearing the CxON bit disables the comparator resulting in minimum current consumption.

#### 18.2.2 COMPARATOR OUTPUT SELECTION

The output of the comparator can be monitored by reading either the CxOUT bit of the CMxCON0 register or the MCxOUT bit of the CMOUT register. In order to make the output available for an external connection, the following conditions must be true:

- CxOE bit of the CMxCON0 register must be set
- · Corresponding TRIS bit must be cleared
- · CxON bit of the CMxCON0 register must be set

Note 1:	The CxOE bit of the CMxCON0 register
	overrides the PORT data latch. Setting
	the CxON bit of the CMxCON0 register
	has no impact on the port override.

2: The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

### 18.2.3 COMPARATOR OUTPUT POLARITY

Inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. The polarity of the comparator output can be inverted by setting the CxPOL bit of the CMxCON0 register. Clearing the CxPOL bit results in a non-inverted output.

 Table 18-2
 shows
 the
 output
 state
 versus
 input

 conditions, including polarity control.

 <td

#### TABLE 18-2: COMPARATOR OUTPUT STATE VS. INPUT CONDITIONS

Input Condition	CxPOL	CxOUT
CxVN > CxVP	0	0
CxVN < CxVP	0	1
CxVN > CxVP	1	1
CxVN < CxVP	1	0

# 18.2.4 COMPARATOR SPEED/POWER SELECTION

The trade-off between speed or power can be optimized during program execution with the CxSP control bit. The default state for this bit is '1' which selects the normal speed mode. Device power consumption can be optimized at the cost of slower comparator propagation delay by clearing the CxSP bit to '0'.

### 18.3 Comparator Hysteresis

A selectable amount of separation voltage can be added to the input pins of each comparator to provide a hysteresis function to the overall operation. Hysteresis is enabled by setting the CxHYS bit of the CMxCON0 register.

See **Section 30.0 "Electrical Specifications"** for more information.

## 18.4 Timer1 Gate Operation

The output resulting from a comparator operation can be used as a source for gate control of Timer1. See **Section 21.6 "Timer1 Gate"** for more information. This feature is useful for timing the duration or interval of an analog event.

It is recommended that the comparator output be synchronized to Timer1. This ensures that Timer1 does not increment while a change in the comparator is occurring.

#### 18.4.1 COMPARATOR OUTPUT SYNCHRONIZATION

The output from either comparator, C1 or C2, can be synchronized with Timer1 by setting the CxSYNC bit of the CMxCON0 register.

Once enabled, the comparator output is latched on the falling edge of the Timer1 source clock. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagram (Figure 18-2) and the Timer1 Block Diagram (Figure 22-1) for more information.

## 18.5 Comparator Interrupt

An interrupt can be generated upon a change in the output value of the comparator for each comparator, a rising edge detector and a Falling edge detector are present.

When either edge detector is triggered and its associated enable bit is set (CxINTP and/or CxINTN bits of the CMxCON1 register), the Corresponding Interrupt Flag bit (CxIF bit of the PIR2 register) will be set.

To enable the interrupt, you must set the following bits:

- CxON, CxPOL and CxSP bits of the CMxCON0 register
- CxIE bit of the PIE2 register
- CxINTP bit of the CMxCON1 register (for a rising edge detection)
- CxINTN bit of the CMxCON1 register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

The associated interrupt flag bit, CxIF bit of the PIR2 register, must be cleared in software. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

# 18.6 Comparator Positive Input Selection

Configuring the CxPCH<1:0> bits of the CMxCON1 register directs an internal voltage reference or an analog pin to the non-inverting input of the comparator:

- · CxIN+ analog pin
- DAC\_output
- DAC FVR Buffer2
- Vss (Ground)

See Section 14.0 "Fixed Voltage Reference (FVR)" for more information on the Fixed Voltage Reference module.

See Section 17.0 "Digital-to-Analog Converter (DAC) Module" for more information on the DAC input signal.

Any time the comparator is disabled (CxON = 0), all comparator inputs are disabled.

**Note:** Although a comparator is disabled, an interrupt can be generated by changing the output polarity with the CxPOL bit of the CMxCON0 register, or by switching the comparator on or off with the CxON bit of the CMxCON0 register.

# 18.7 Comparator Negative Input Selection

The CxNCH<1:0> bits of the CMxCON0 register direct one of four analog pins to the comparator inverting input.

Note:	To use CxIN+ and CxINx- pins as analog
	input, the appropriate bits must be set in
	the ANSEL register and the correspond-
	ing TRIS bits must also be set to disable
	the output drivers.

## 18.8 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference specifications in Section 30.0 "Electrical Specifications" for more details.

## 18.9 Interaction with ECCP Logic

The C1 and C2 comparators can be used as general purpose comparators. Their outputs can be brought out to the C1OUT and C2OUT pins. When the ECCP auto-shutdown is active it can use one or both comparator signals. If auto-restart is also enabled, the comparators can be configured as a closed loop analog feedback to the ECCP, thereby, creating an analog controlled PWM.

Note: When the comparator module is first initialized the output state is unknown. Upon initialization, the user should verify the output state of the comparator prior to relying on the result, primarily when using the result in connection with other peripheral features, such as the ECCP Auto-Shutdown mode.


## 18.10 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 18-3. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and VSS. The analog input, therefore, must be between VSS and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of  $10 \text{ k}\Omega$  is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.

2: Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.



## 18.11 Register Definitions: Comparator Control

R/W-0/0	R-0/0	R/W-0/0	R/W-0/0	U-0	R/W-1/1	R/W-0/0	R/W-0/0			
CxON	CxOUT	CxOE	CxPOL	_	CxSP	CxHYS	CxSYNC			
bit 7							bit 0			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit. read	d as '0'				
u = Bit is und	changed	x = Bit is unki		U = Unimplemented bit, read as '0' -n/n = Value at POR and BOR/Value at all other F						
'1' = Bit is se	t	'0' = Bit is cle	ared							
bit 7	CxON: Com	parator Enable	bit							
		ator is enabled a ator is disabled	and consumes	no active pow	er					
bit 6		nparator Output	hit							
bit 0		(inverted polar								
	1 = CxVP <		<u>,</u>							
	0 = CxVP > CxVN									
	<u>If CxPOL = 0 (non-inverted polarity):</u> 1 = CxVP > CxVN									
	0 = CxVP < CxVN									
bit 5	CxOE: Com	parator Output	Enable bit							
		is present on th		Requires that t	he associated T	RIS bit be clea	red to actually			
		e pin. Not affect	ed by CxON.							
bit 4		is internal only	Delarity Color	4 bit						
bit 4	CxPOL: Comparator Output Polarity Select bit									
	<ol> <li>Comparator output is inverted</li> <li>Comparator output is not inverted</li> </ol>									
bit 3	-	nted: Read as '								
bit 2	CxSP: Com	parator Speed/F	ower Select bi	t						
		ator operates in			mode					
	•	ator operates in	•	•						
bit 1		nparator Hyster		t						
	•	ator hysteresis ator hysteresis								
bit 0	-	omparator Outp		s Mode bit						
-		ator output to	•		onous to chang	ges on Timer1	clock source			
	Output (	updated on the	falling edge of	Timer1 clock s	source.	-				
	0 = Compar	ator output to T	imer1 and I/O i	nin is asvnchr	anous					

## REGISTER 18-1: CMxCON0: COMPARATOR Cx CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0
CxINTP	CxINTN	CxPCI	H<1:0>	_	_	CxNC	H<1:0>
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
u = Bit is unc	hanged	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is se	t	'0' = Bit is clea	ared				
bit 7 bit 6 bit 5-4	1 = The CxIF 0 = No interr <b>CxINTN:</b> Con 1 = The CxIF 0 = No interr <b>CxPCH&lt;1:0&gt;</b> 11 = CxVP cc 10 = CxVP cc 01 = CxVP cc	upt flag will be nparator Interru interrupt flag v upt flag will be Comparator F onnects to Vss onnects to FVF onnects to DAC	will be set upo set on a positi upt on Negative will be set upo set on a negat Positive Input ( R Voltage Refe C Voltage Refe	n a positive goi ve going edge e Going Edge I n a negative go tive going edge Channel Select rence	ing edge of the of the CxOUT t Enable bits bing edge of the of the CxOUT	oit e CxOUT bit	
bit 3-2		onnects to CxII Ited: Read as '	•				
bit 1-0	CxNCH<1:0> 11 = CxVN c 10 = CxVN c 01 = CxVN c	<ul> <li>Comparator I onnects to C12 onnects to C12 onnects to C12 onnects to C12</li> </ul>	Negative Input IN3- pin IN2- pin IN1- pin	Channel Seleo	ct bits		

## REGISTER 18-2: CMxCON1: COMPARATOR Cx CONTROL REGISTER 1

#### REGISTER 18-3: CMOUT: COMPARATOR OUTPUT REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R-0/0	R-0/0
—	_	_	—	_	_	MC2OUT	MC1OUT
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-2 Unimplemented: Read as '0'

bit 1 MC2OUT: Mirror Copy of C2OUT bit

bit 0 MC10UT: Mirror Copy of C10UT bit

	i	i	i	i		i	i	i	i
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CM1CON0	C10N	C10UT	C10E	C1POL		C1SP	C1HYS	C1SYNC	163
CM2CON0	C2ON	C2OUT	C2OE	C2POL	_	C2SP	C2HYS	C2SYNC	163
CM1CON1	C1NTP	C1INTN	C1PCI	H<1:0>	_	—	C1NCI	H<1:0>	164
CM2CON1	C2NTP	C2INTN	C2PCI	H<1:0>	_	—	C2NCI	H<1:0>	164
CMOUT	—	_	—	—	_	—	MC2OUT	MC10UT	164
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	′R<1:0>	ADFV	R<1:0>	135
DACCON0	DACEN	DACLPS	DACOE	—	DACPSS<1:0> — DACNSS				156
DACCON1	—	_	—			DACR<4:0>			156
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	82
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	—	CCP2IE	84
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	_	CCP2IF	87
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	116
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	121
ANSELA	_	_	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	117
ANSELB	_	_	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	122

Legend: — = unimplemented location, read as '0'. Shaded cells are unused by the comparator module.

NOTES:

## 19.0 SR LATCH

The module consists of a single SR latch with multiple Set and Reset inputs as well as separate latch outputs. The SR latch module includes the following features:

- · Programmable input selection
- SR latch output is available externally
- Separate Q and  $\overline{Q}$  outputs
- · Firmware Set and Reset

The SR latch can be used in a variety of analog applications, including oscillator circuits, one-shot circuit, hysteretic controllers, and analog timing applications.

## 19.1 Latch Operation

The latch is a Set-Reset Latch that does not depend on a clock source. Each of the Set and Reset inputs are active-high. The latch can be set or reset by:

- Software control (SRPS and SRPR bits)
- Comparator C1 output (sync\_C1OUT)
- Comparator C2 output (sync\_C2OUT)
- SRI pin
- Programmable clock (SRCLK)

The SRPS and the SRPR bits of the SRCON0 register may be used to set or reset the SR latch, respectively. The latch is Reset-dominant. Therefore, if both Set and Reset inputs are high, the latch will go to the Reset state. Both the SRPS and SRPR bits are self resetting which means that a single write to either of the bits is all that is necessary to complete a latch Set or Reset operation.

The output from Comparator C1 or C2 can be used as the Set or Reset inputs of the SR latch. The output of either comparator can be synchronized to the Timer1 clock source. See Section 18.0 "Comparator Module" and Section 21.0 "Timer1 Module with Gate Control" for more information.

An external source on the SRI pin can be used as the Set or Reset inputs of the SR latch.

An internal clock source is available that can periodically set or reset the SR latch. The SRCLK<2:0> bits in the SRCON0 register are used to select the clock source period. The SRSCKE and SRRCKE bits of the SRCON1 register enable the clock source to set or reset the SR latch, respectively.

## 19.2 Latch Output

The SRQEN and SRNQEN bits of the SRCON0 register control the Q and  $\overline{Q}$  latch outputs. Both of the SR latch outputs may be directly output to an I/O pin at the same time. The  $\overline{Q}$  latch output pin function can be moved to an alternate pin using the SRNQSEL bit of the APFCON register.

The applicable TRIS bit of the corresponding port must be cleared to enable the port pin output driver.

## 19.3 Effects of a Reset

Upon any device Reset, the SR latch output is not initialized to a known state. The user's firmware is responsible for initializing the latch output before enabling the output pins.




TABLE 19-1:	SRCLK FREQUENCY TABLE

SRCLK	Divider	Fosc = 32 MHz	Fosc = 20 MHz	Fosc = 16 MHz	Fosc = 4 MHz	Fosc = 1 MHz
111	512	62.5 kHz	39.0 kHz	31.3 kHz	7.81 kHz	1.95 kHz
110	256 125 kHz		78.1 kHz	62.5 kHz	15.6 kHz	3.90 kHz
101	101 <b>128 250 kHz</b>		156 kHz	125 kHz	31.25 kHz	7.81 kHz
100	100 64 500 kHz		313 kHz	250 kHz	62.5 kHz	15.6 kHz
011	011 32 1 MHz		625 kHz	500 kHz	125 kHz	31.3 kHz
010	010 16 2 MHz		1.25 MHz	1 MHz	250 kHz	62.5 kHz
001	8	4 MHz	2.5 MHz	2 MHz	500 kHz	125 kHz
000	000 4 8 MHz		5 MHz	4 MHz	1 MHz	250 kHz

## **19.4** Register Definitions: SR Latch Control

#### R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/S-0/0 R/S-0/0 SRLEN SRCLK<2:0> SRQEN SRNQEN SRPS SRPR bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared S = Bit is set only bit 7 SRLEN: SR Latch Enable bit 1 = SR latch is enabled 0 = SR latch is disabled bit 6-4 SRCLK<2:0>: SR Latch Clock Divider bits 111 = Generates a 1 Fosc wide pulse every 512th Fosc cycle clock 110 = Generates a 1 Fosc wide pulse every 256th Fosc cycle clock 101 = Generates a 1 Fosc wide pulse every 128th Fosc cycle clock 100 = Generates a 1 Fosc wide pulse every 64th Fosc cycle clock 011 = Generates a 1 Fosc wide pulse every 32nd Fosc cycle clock 010 = Generates a 1 Fosc wide pulse every 16th Fosc cycle clock 001 = Generates a 1 Fosc wide pulse every 8th Fosc cycle clock 000 = Generates a 1 Fosc wide pulse every 4th Fosc cycle clock bit 3 SRQEN: SR Latch Q Output Enable bit If SRLEN = 1: 1 = Q is present on the SRQ pin 0 = External Q output is disabled If SRLEN = 0: SR latch is disabled bit 2 **SRNQEN:** SR Latch Q Output Enable bit If SRLEN = 1: $1 = \overline{Q}$ is present on the SRnQ pin $0 = \text{External } \overline{\mathbf{Q}} \text{ output is disabled}$ If SRLEN = 0: SR latch is disabled SRPS: Pulse Set Input of the SR Latch bit<sup>(1)</sup> bit 1 1 = Pulse set input for 1 Q-clock period 0 = No effect on set input. bit 0 SRPR: Pulse Reset Input of the SR Latch bit<sup>(1)</sup> 1 = Pulse reset input for 1 Q-clock period 0 = No effect on reset input.

#### REGISTER 19-1: SRCON0: SR LATCH CONTROL 0 REGISTER

**Note 1:** Set only, always reads back '0'.

### REGISTER 19-2: SRCON1: SR LATCH CONTROL 1 REGISTER

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| SRSPE   | SRSCKE  | SRSC2E  | SRSC1E  | SRRPE   | SRRCKE  | SRRC2E  | SRRC1E  |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets	

## REGISTER 19-2: SRCON1: SR LATCH CONTROL 1 REGISTER (CONTINUED)

'1' = Bit is set	'0' = Bit is cleared
bit 7	SRSPE: SR Latch Peripheral Set Enable bit
	1 = SR latch is set when the SRI pin is high.
	0 = SRI pin has no effect on the set input of the SR latch
bit 6	SRSCKE: SR Latch Set Clock Enable bit
	<ul> <li>1 = Set input of SR latch is pulsed with SRCLK</li> <li>0 = SRCLK has no effect on the set input of the SR latch</li> </ul>
bit 5	SRSC2E: SR Latch C2 Set Enable bit
bit 5	1 = SR latch is set when the C2 Comparator output is high
	0 = C2 Comparator output has no effect on the set input of the SR latch
bit 4	SRSC1E: SR Latch C1 Set Enable bit
	1 = SR latch is set when the C1 Comparator output is high
	0 = C1 Comparator output has no effect on the set input of the SR latch
bit 3	SRRPE: SR Latch Peripheral Reset Enable bit
	1 = SR latch is reset when the SRI pin is high.
h:# 0	0 = SRI pin has no effect on the reset input of the SR latch
bit 2	SRRCKE: SR Latch Reset Clock Enable bit
	<ul> <li>1 = Reset input of SR latch is pulsed with SRCLK</li> <li>0 = SRCLK has no effect on the reset input of the SR latch</li> </ul>
bit 1	SRRC2E: SR Latch C2 Reset Enable bit
	1 = SR latch is reset when the C2 Comparator output is high
	0 = C2 Comparator output has no effect on the reset input of the SR latch
bit 0	SRRC1E: SR Latch C1 Reset Enable bit
	1 = SR latch is reset when the C1 Comparator output is high
	0 = C1 Comparator output has no effect on the reset input of the SR latch

#### TABLE 19-2: SUMMARY OF REGISTERS ASSOCIATED WITH SR LATCH MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—	—	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	117
SRCON0	SRLEN	S	SRCLK<2:0>			SRNQEN	SRPS	SRPR	169
SRCON1	SRSPE	SRSCKE	SRSC2E	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E	169
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	116

**Legend:** — = unimplemented location, read as '0'. Shaded cells are unused by the SR latch module.

## 20.0 TIMER0 MODULE

The Timer0 module is an 8-bit timer/counter with the following features:

- 8-bit timer/counter register (TMR0)
- 8-bit prescaler (independent of Watchdog Timer)
- · Programmable internal or external clock source
- · Programmable external clock edge selection
- · Interrupt on overflow
- TMR0 can be used to gate Timer1

Figure 20-1 is a block diagram of the Timer0 module.

## 20.1 Timer0 Operation

The Timer0 module can be used as either an 8-bit timer or an 8-bit counter.

#### 20.1.1 8-BIT TIMER MODE

The Timer0 module will increment every instruction cycle, if used without a prescaler. 8-bit Timer mode is selected by clearing the TMR0CS bit of the OPTION REG register.

When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write.

**Note:** The value written to the TMR0 register can be adjusted, in order to account for the two instruction cycle delay when TMR0 is written.

## FIGURE 20-1: BLOCK DIAGRAM OF THE TIMER0




In 8-Bit Counter mode, the Timer0 module will increment on every rising or falling edge of the T0CKI pin or the Capacitive Sensing Oscillator (CPSCLK) signal.

8-Bit Counter mode using the T0CKI pin is selected by setting the TMR0CS bit in the OPTION\_REG register to '1' and resetting the T0XCS bit in the CPSCON0 register to '0'.

8-Bit Counter mode using the Capacitive Sensing Oscillator (CPSCLK) signal is selected by setting the TMR0CS bit in the OPTION\_REG register to '1' and setting the T0XCS bit in the CPSCON0 register to '1'.

The rising or falling transition of the incrementing edge for either input source is determined by the TMR0SE bit in the OPTION\_REG register.



#### 20.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A software programmable prescaler is available for exclusive use with Timer0. The prescaler is enabled by clearing the PSA bit of the OPTION\_REG register.

Note: The Watchdog Timer (WDT) uses its own independent prescaler.

There are eight prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION\_REG register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be disabled by setting the PSA bit of the OPTION\_REG register.

The prescaler is not readable or writable. All instructions writing to the TMR0 register will clear the prescaler.

#### 20.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The TMR0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The TMR0IF bit can only be cleared in software. The Timer0 interrupt enable is the TMR0IE bit of the INTCON register.

Note:	The Timer0 interrupt cannot wake the					
	processor from Sleep since the timer is					
	frozen during Sleep.					

#### 20.1.5 8-BIT COUNTER MODE SYNCHRONIZATION

When in 8-Bit Counter mode, the incrementing edge on the T0CKI pin must be synchronized to the instruction clock. Synchronization can be accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the instruction clock. The high and low periods of the external clocking source must meet the timing requirements as shown in Section 30.0 "Electrical Specifications".

#### 20.1.6 OPERATION DURING SLEEP

Timer0 cannot operate while the processor is in Sleep mode. The contents of the TMR0 register will remain unchanged while the processor is in Sleep mode.

## 20.2 Register Definitions: Option Register

## REGISTER 20-1: OPTION\_REG: OPTION REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit		nented bit, read		
u = Bit is unch	anged	x = Bit is unkr		-n/n = Value a	at POR and BC	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	WPUEN: We	ak Pull-Up Ena	ble bit				
		pull-ups are dis	• •		,		
<b>h</b> # 0	•	ll-ups are enabl	-	iai wpux latch	values		
bit 6		errupt Edge Sel					
	<ul> <li>1 = Interrupt on rising edge of INT pin</li> <li>0 = Interrupt on falling edge of INT pin</li> </ul>						
bit 5	TMR0CS: Tir	mer0 Clock Sou	irce Select bit				
		n on TOCKI pin					
		nstruction cycle		4)			
bit 4		ner0 Source Ec	•				
		it on high-to-lov it on low-to-high					
bit 3		ler Assignment					
		r is not assigne					
		r is assigned to		odule			
bit 2-0	PS<2:0>: Pre	escaler Rate Se	elect bits				
	Bit	Value Timer0	Rate				
		1:4       10       1:8					
		011 <b>1:1</b>					
		LOO 1:3					
		LO1 1:6					
		111 <b>1:2</b>					

#### TABLE 20-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CPSCON0	CPSON	CPSRM	—	—	CPSRN	G<1:0>	CPSOUT	TOXCS	311
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	82
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		173
TMR0	Timer0 Module Register						171*		
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	116

**Legend:** — = Unimplemented location, read as '0'. Shaded cells are not used by the Timer0 module.

\* Page provides register information.


NOTES:

## 21.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- 2-bit prescaler
- · Dedicated 32 kHz oscillator circuit
- · Optionally synchronized comparator out
- Multiple Timer1 gate (count enable) sources
- · Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- Time base for the Capture/Compare function
- Special Event Trigger (with CCP/ECCP)
- · Selectable Gate Source Polarity

- Gate Toggle mode
- Gate Single-pulse mode
- Gate Value Status
- Gate Event Interrupt
- Figure 21-1 is a block diagram of the Timer1 module.



#### FIGURE 21-1: TIMER1 BLOCK DIAGRAM

## 21.1 Timer1 Operation

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively. Table 21-1 displays the Timer1 enable selections.

TABLE 21-1:	TIMER1 ENABLE
	SELECTIONS

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	Always On
1	1	Count Enabled

#### 21.2 Clock Source Selection

The TMR1CS<1:0> and T1OSCEN bits of the T1CON register are used to select the clock source for Timer1. Table 21-2 displays the clock source selections.

#### 21.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected, the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

When the Fosc internal clock source is selected, the Timer1 register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the Timer1 value. To utilize the full resolution of Timer1, an asynchronous input signal must be used to gate the Timer1 clock input.

The following asynchronous sources may be used:

- Asynchronous event on the T1G pin to Timer1 gate
- C1 or C2 comparator input to Timer1 gate

#### 21.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When enabled to count, Timer1 is incremented on the rising edge of the external clock input T1CKI or the capacitive sensing oscillator signal. Either of these external clock sources can be synchronized to the microcontroller system clock or they can run asynchronously.

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used in conjunction with the dedicated internal oscillator circuit.

- **Note:** In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:
  - Timer1 enabled after POR
  - Write to TMR1H or TMR1L
  - Timer1 is disabled
  - Timer1 is disabled (TMR1ON = 0) when T1CKI is high then Timer1 is enabled (TMR1ON=1) when T1CKI is low.

TMR1CS<1:0>	T1OSCEN	Clock Source	
11	х	Capacitive Sensing Oscillator	
10	0	External Clocking on T1CKI Pin	
01	х	System Clock (Fosc)	
00	Х	Instruction Clock (Fosc/4)	

#### TABLE 21-2: CLOCK SOURCE SELECTIONS

## 21.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

## 21.4 Timer1 Oscillator

A dedicated low-power 32.768 kHz oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). This internal circuit is to be used in conjunction with an external 32.768 kHz crystal.

The oscillator circuit is enabled by setting the T1OSCEN bit of the T1CON register. The oscillator will continue to run during Sleep.

Note: The oscillator requires a start-up and stabilization time before use. Thus, T1OSCEN should be set and a suitable delay observed prior to using Timer1. A suitable delay similar to the OST delay can be implemented in software by clearing the TMR1IF bit then presetting the TMR1H:TMR1L register pair to FC00h. The TMR1IF flag will be set when 1024 clock cycles have elapsed, thereby indicating that the oscillator is running and reasonably stable.

## 21.5 Timer1 Operation in Asynchronous Counter Mode

If the control bit T1SYNC of the T1CON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If the external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 21.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note:	When switching from synchronous to
	asynchronous operation, it is possible to
	skip an increment. When switching from
	asynchronous to synchronous operation,
	it is possible to produce an additional
	increment.

#### 21.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

## 21.6 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using Timer1 gate circuitry. This is also referred to as Timer1 Gate Enable.

Timer1 gate can also be driven by multiple selectable sources.

#### 21.6.1 TIMER1 GATE ENABLE

The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit of the T1GCON register.

When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 21-3 for timing details.

TABLE 21-3: TIMER1 GATE ENABLE SELECTIONS

T1CLK	T1GPOL	T1G	Timer1 Operation
$\uparrow$	0	0	Counts
$\uparrow$	0	1	Holds Count
$\uparrow$	1	0	Holds Count
1	1	1	Counts

#### 21.6.2 TIMER1 GATE SOURCE SELECTION

The Timer1 gate source can be selected from one of four different sources. Source selection is controlled by the T1GSS bits of the T1GCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the T1GPOL bit of the T1GCON register.

TABLE 21-4:TIMER1 GATE SOURCES

T1GSS	Timer1 Gate Source
00	Timer1 Gate Pin
01	Overflow of Timer0 (TMR0 increments from FFh to 00h)
10	Comparator 1 Output sync_C1OUT (optionally Timer1 synchronized output)
11	Comparator 2 Output sync_C2OUT (optionally Timer1 synchronized output)

## 21.6.2.1 T1G Pin Gate Operation

The T1G pin is one source for Timer1 gate control. It can be used to supply an external source to the Timer1 gate circuitry.

#### 21.6.2.2 Timer0 Overflow Gate Operation

When Timer0 increments from FFh to 00h, a low-to-high pulse will automatically be generated and internally supplied to the Timer1 gate circuitry.

#### 21.6.2.3 Comparator C1 Gate Operation

The output resulting from a Comparator 1 operation can be selected as a source for Timer1 gate control. The Comparator 1 output (sync\_C1OUT) can be synchronized to the Timer1 clock or left asynchronous. For more information see Section 18.4.1 "Comparator Output Synchronization".

#### 21.6.2.4 Comparator C2 Gate Operation

The output resulting from a Comparator 2 operation can be selected as a source for Timer1 gate control. The Comparator 2 output (sync\_C2OUT) can be synchronized to the Timer1 clock or left asynchronous. For more information see Section 18.4.1 "Comparator Output Synchronization".

#### 21.6.3 TIMER1 GATE TOGGLE MODE

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full-cycle length of a Timer1 gate signal, as opposed to the duration of a single level pulse.

The Timer1 gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 21-4 for timing details.

Timer1 Gate Toggle mode is enabled by setting the T1GTM bit of the T1GCON register. When the T1GTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

Note:	Enabling Toggle mode at the same time
	as changing the gate polarity may result in
	indeterminate operation.

#### 21.6.4 TIMER1 GATE SINGLE-PULSE MODE

When Timer1 Gate Single-Pulse mode is enabled, it is possible to capture a single-pulse gate event. Timer1 Gate Single-Pulse mode is first enabled by setting the T1GSPM bit in the T1GCON register. Next, the T1GGO/DONE bit in the T1GCON register must be set. The Timer1 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the T1GGO/DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1 until the T1GGO/DONE bit is once again set in software. See Figure 21-5 for timing details.

If the Single-Pulse Gate mode is disabled by clearing the T1GSPM bit in the T1GCON register, the T1GGO/DONE bit should also be cleared.

Enabling the Toggle mode and the Single-Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the Timer1 gate source to be measured. See Figure 21-6 for timing details.

#### 21.6.5 TIMER1 GATE VALUE STATUS

When Timer1 Gate Value Status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T1GVAL bit in the T1GCON register. The T1GVAL bit is valid even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

## 21.6.6 TIMER1 GATE EVENT INTERRUPT

When Timer1 Gate Event Interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of T1GVAL occurs, the TMR1GIF flag bit in the PIR1 register will be set. If the TMR1GIE bit in the PIE1 register is set, then an interrupt will be recognized.

The TMR1GIF flag bit operates even when the Timer1 gate is not enabled (TMR1GE bit is cleared).

## 21.7 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIR1 register is set. To enable the interrupt on rollover, you must set these bits:

- TMR10N bit of the T1CON register
- TMR1IE bit of the PIE1 register
- PEIE bit of the INTCON register
- GIE bit of the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

Note: The TMR1H:TMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

## 21.8 Timer1 Operation During Sleep

Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- TMR1ON bit of the T1CON register must be set
- TMR1IE bit of the PIE1 register must be set
- PEIE bit of the INTCON register must be set
- T1SYNC bit of the T1CON register must be set
- TMR1CS bits of the T1CON register must be configured
- T1OSCEN bit of the T1CON register must be configured

The device will wake-up on an overflow and execute the next instructions. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine.

Timer1 oscillator will continue to operate in Sleep regardless of the  $\overline{\text{T1SYNC}}$  bit setting.

#### 21.9 ECCP/CCP Capture/Compare Time Base

The CCP modules use the TMR1H:TMR1L register pair as the time base when operating in Capture or Compare mode.

In Capture mode, the value in the TMR1H:TMR1L register pair is copied into the CCPR1H:CCPR1L register pair on a configured event.

In Compare mode, an event is triggered when the value CCPR1H:CCPR1L register pair matches the value in the TMR1H:TMR1L register pair. This event can be a Special Event Trigger.

For more information, see Section 12.0 "I/O Ports".

## 21.10 ECCP/CCP Special Event Trigger


When any of the CCP's are configured to trigger a special event, the trigger will clear the TMR1H:TMR1L register pair. This special event does not cause a Timer1 interrupt. The CCP module may still be configured to generate a CCP interrupt.

In this mode of operation, the CCPR1H:CCPR1L register pair becomes the period register for Timer1.


Timer1 should be synchronized and Fosc/4 should be selected as the clock source in order to utilize the Special Event Trigger. Asynchronous operation of Timer1 can cause a Special Event Trigger to be missed.

In the event that a write to TMR1H or TMR1L coincides with a Special Event Trigger from the CCP, the write will take precedence.

For more information, see **Section 15.2.5** "Special **Event Trigger**".



#### FIGURE 21-2: TIMER1 INCREMENTING EDGE



## FIGURE 21-4: TIMER1 GATE TOGGLE MODE




FIGURE 21-5:	TIMER1 GATE SINGLE-PUL	SE MODE	
TMR1GE			
T1GPOL			
T1GSPM			
T1GG <u>O/</u> DONE	Set by software	← Clear fallinç	ed by hardware on gedge of T1GVAL
t1g_in	rising edge of T1G		
T1CKI			
T1GVAL			
TIMER1	N	N + 1 N + 2	
TMR1GIF	Cleared by software	✓ Set b falling	y hardware on Cleared by

FIGURE 21-6:	TIMER1 GATE SINGLE	E-PULSE AND TOGGLE COMBINED MODE
TMR1GE		
T1GPOL		
T1GSPM		
T1GTM		
T1GG <u>O/</u> DONE	← Set by software Counting enabled rising edge of T10	on
t1g_in		
т1СКІ		
T1GVAL		
TIMER1	Ν	N + 1 N + 2 N + 3 N + 4
TMR1GIF	<ul> <li>Cleared by software</li> </ul>	Set by hardware on Cleared by falling edge of T1GVAL

## 21.11 Register Definitions: Timer1 Control

### REGISTER 21-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	U-0	R/W-0/u				
TMR1CS<1:0>		T1CKP	S<1:0>	T1OSCEN	T1SYNC	_	TMR10N				
bit 7							bit 0				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'					
u = Bit is unc	hanged	x = Bit is unkn	iown	-n/n = Value a	t POR and BOI	R/Value at al	l other Resets				
'1' = Bit is se	t	'0' = Bit is clea	ared								
h# 7 0	THEACE	Ob . Time and Class	le Course Cole	at hita							
bit 7-6		0>: Timer1 Cloc									
		clock source is		-	(CAPOSC)						
		clock source is   CEN = 0:	pin or oscillato	Dr:							
		I clock from T10	CKI pin (on the	risina edae)							
		CEN = 1:		, nonig eage)							
		oscillator on T1	OSI/T1OSO p	ins							
		lock source is system clock (Fosc)									
	00 <b>= Timer1</b>	clock source is i	instruction clo	ck (Fosc/4)							
bit 5-4	T1CKPS<1:	0>: Timer1 Inpu	t Clock Presca	ale Select bits							
	11 = 1:8 Pre										
		scale value									
	01 = 1:2 Pre 00 = 1:1 Pre										
bit 3		_P Oscillator En	able Control b	bit							
		ed Timer1 oscilla									
		ed Timer1 oscilla									
bit 2	T1SYNC: Tir	mer1 External C	lock Input Syr	nchronization Co	ontrol bit						
	<u>TMR1CS&lt;1:</u>	0>=1X									
		synchronize external clock input									
	0 = Synchro	Synchronize external clock input with system clock (Fosc)									
	<u>TMR1CS&lt;1:</u>	S<1:0> = 0X									
	This bit is igr	nored.									
bit 1 Unimplemented: Read as '0'											
bit 0	TMR1ON: T	imer1 On bit		TMR10N: Timer1 On bit							
	1 = Enables Timer1										
	1 = Enables	Timer1									

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W/HC-0/u	R-x/x	R/W-0/u	R/W-0/u
TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GS	S<1:0>
bit 7		·					bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
u = Bit is unc	hanged	x = Bit is unki	nown	-n/n = Value a	t POR and BO	R/Value at all o	other Resets
'1' = Bit is set	t	'0' = Bit is cle	ared	HC = Bit is cle	eared by hardw	are	
bit 7	If TMR1ON = This bit is ign If TMR1ON = 1 = Timer1 c	ored <u>1</u> :	rolled by the T	imer1 gate func ate function	tion		
bit 6	<b>T1GPOL:</b> Tir 1 = Timer1 g	ner1 Gate Pola gate is active-hi	rity bit gh (Timer1 co	unts when gate nts when gate is			
bit 5	1 = Timer1 ( 0 = Timer1 (	<ul> <li>T1GTM: Timer1 Gate Toggle Mode bit</li> <li>1 = Timer1 Gate Toggle mode is enabled</li> <li>0 = Timer1 Gate Toggle mode is disabled and toggle flip-flop is cleared</li> <li>Timer1 gate flip-flop toggles on every rising edge.</li> </ul>					
bit 4	1 = Timer1 C		se mode is en	abled and is co	ntrolling Timer	1 gate	
bit 3	<b>T1GGO/DON</b> 1 = Timer1 g	<ul> <li>0 = Timer1 Gate Single-Pulse mode is disabled</li> <li>T1GGO/DONE: Timer1 Gate Single-Pulse Acquisition Status bit</li> <li>1 = Timer1 gate single-pulse acquisition is ready, waiting for an edge</li> <li>0 = Timer1 gate single-pulse acquisition has completed or has not been started</li> </ul>					
bit 2	<b>T1GVAL:</b> Timer1 Gate Current State bit Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L. Unaffected by Timer1 Gate Enable (TMR1GE).						
bit 1-0	<b>T1GSS&lt;1:0&gt;</b> 11 = Compar 10 = Compar	•: Timer1 Gate rator 2 optional rator 1 optional overflow outpu	Source Select ly synchronize ly synchronize	-			

#### REGISTER 21-2: T1GCON: TIMER1 GATE CONTROL REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELB	—	—	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	122
CCP1CON	P1M•	<1:0>	DC1B	<1:0>		CCP1N	1<3:0>		214
CCP2CON	P2M	<1:0>	DC2B	<1:0>		CCP2N	1<3:0>		214
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	82
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	83
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	86
TMR1H	Holding Regi	ster for the M	ost Significan	t Byte of the	16-bit TMR1 F	179*			
TMR1L	Holding Regi	ster for the Le	east Significa	nt Byte of the	ne 16-bit TMR1 Register				179*
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	121
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	125
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	T1OSCEN	T1SYNC	_	TMR10N	183
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GS	S<1:0>	184

TABLE 21-5:	SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1
-------------	---

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by the Timer1 module.

\* Page provides register information.

NOTES:

## 22.0 TIMER2/4/6 MODULES

There are up to three identical Timer2-type modules available. To maintain pre-existing naming conventions, the Timers are called Timer2, Timer4 and Timer6 (also Timer2/4/6).


Note:	The 'x' variable used in this section is used to designate Timer2, Timer4, or Timer6. For example, TxCON references T2CON, T4CON, or T6CON. PRx refer-
	ences PR2, PR4, or PR6.

The Timer2/4/6 modules incorporate the following features:

- 8-bit Timer and Period registers (TMRx and PRx, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16, and 1:64)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMRx match with PRx, respectively
- Optional use as the shift clock for the MSSP module (Timer2 only)

See Figure 22-1 for a block diagram of Timer2/4/6.





### 22.1 Timer2/4/6 Operation


The clock input to the Timer2/4/6 modules is the system instruction clock (Fosc/4).

TMRx increments from 00h on each clock edge.

A 4-bit counter/prescaler on the clock input allows direct input, divide-by-4 and divide-by-16 prescale options. These options are selected by the prescaler control bits, TxCKPS<1:0> of the TxCON register. The value of TMRx is compared to that of the Period register, PRx, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMRx to 00h on the next cycle and drives the output counter/postscaler (see Section 22.2 "Timer2/4/6 Interrupt").

The TMRx and PRx registers are both directly readable and writable. The TMRx register is cleared on any device Reset, whereas the PRx register initializes to FFh. Both the prescaler and postscaler counters are cleared on the following events:

- · a write to the TMRx register
- · a write to the TxCON register
- Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- Watchdog Timer (WDT) Reset
- · Stack Overflow Reset
- · Stack Underflow Reset
- RESET Instruction



#### 22.2 Timer2/4/6 Interrupt

Timer2/4/6 can also generate an optional device interrupt. The Timer2/4/6 output signal (TMRx-to-PRx match) provides the input for the 4-bit counter/postscaler. This counter generates the TMRx match interrupt flag which is latched in TMRxIF of the PIRx register. The interrupt is enabled by setting the TMRx Match Interrupt Enable bit, TMRxIE, of the PIEx register.

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, TxOUTPS<3:0>, of the TxCON register.

#### 22.3 Timer2/4/6 Output

The unscaled output of TMRx is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSP module operating in SPI mode. Additional information is provided in Section 24.0 "Master Synchronous Serial Port Module"

### 22.4 Timer2/4/6 Operation During Sleep

The Timer2/4/6 timers cannot be operated while the processor is in Sleep mode. The contents of the TMRx and PRx registers will remain unchanged while the processor is in Sleep mode.

### 22.5 Register Definitions: Timer2/4/6 Control

#### REGISTER 22-1: TXCON: TIMER2/TIMER4/TIMER6 CONTROL REGISTER

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
_		TxOUTF	PS<3:0>		TMRxON	TxCKP	'S<1:0>		
oit 7							bit (		
Legend:									
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'			
u = Bit is un	changed	x = Bit is unkr	iown	-n/n = Value a	at POR and BO	R/Value at all	other Resets		
1' = Bit is s	et	'0' = Bit is clea	ared						
bit 7	Unimpleme	ented: Read as '	0'						
oit 6-3	TxOUTPS<	3:0>: Timer Out	out Postscaler	Select bits					
	1111 <b>= 1:16</b>	6 Postscaler							
		1110 = 1:15 Postscaler							
	1101 = 1:14 Postscaler								
	1100 = 1:13 Postscaler 1011 = 1:12 Postscaler								
	1011 – 1.12 Postscaler								
	1001 = 1:10 Postscaler								
	1000 = 1:9 Postscaler								
	0111 <b>= 1:8</b>	0111 = 1:8 Postscaler							
		0110 = 1:7 Postscaler							
		0101 = 1:6 Postscaler							
	0100 = 1:5 0011 = 1:4								
	0011 = 1.4 0010 = 1:3								
	0001 <b>= 1:2</b>								
	0000 = 1:1	Postscaler							
oit 2	TMRxON: 7	Timerx On bit							
	1 = Timerx is on								
	0 = Timerx is off								
oit 1-0	TxCKPS<1	TxCKPS<1:0>: Timer2-type Clock Prescale Select bits							
	11 <b>= Presca</b>								
	10 = Presca								
	01 = Presca 00 = Presca								

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCP2CON	P2M<	<1:0>	DC2B	<1:0>		CCP2	√<3:0>		214
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	82
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	83
PIE3	—	CCP5IE	CCP4IE	CCP3IE	TMR6IE	—	TMR4IE	—	85
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	86
PIR3	_	CCP5IF	CCP4IF	CCP3IF	TMR6IF	—	TMR4IF	—	88
PR2	Timer2 Mod	dule Period	Register						187*
PR4	Timer4 Mod	dule Period	Register						187*
PR6	Timer6 Mod	dule Period	Register						187*
T2CON	—		T2OUT	PS<3:0>		TMR2ON	T2CKP	S<1:0>	189
T4CON	_		T4OUTPS<3:0> TMR4ON T4CKPS<1:0				S<1:0>	189	
T6CON	_	T6OUTPS<3:0>				TMR2ON	T6CKP	S<1:0>	189
TMR2	Holding Register for the 8-bit TMR2 Register						187*		
TMR4	Holding Register for the 8-bit TMR4 Register <sup>(1)</sup>						187*		
TMR6	Holding Re	gister for the	e 8-bit TMR6	6 Register <sup>(1)</sup>					187*

#### TABLE 22-1: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2/4/6

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used for Timer2 module.

\* Page provides register information.

### 23.0 CAPTURE/COMPARE/PWM MODULES

The Capture/Compare/PWM module is a peripheral which allows the user to time and control different events, and to generate Pulse-Width Modulation (PWM) signals. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate Pulse-Width Modulated signals of varying frequency and duty cycle.

This family of devices contains three Enhanced Capture/Compare/PWM modules (ECCP1, ECCP2, and ECCP3) and two standard Capture/Compare/PWM modules (CCP4 and CCP5).

The Capture and Compare functions are identical for all five CCP modules (ECCP1, ECCP2, ECCP3, CCP4, and CCP5). The only differences between CCP modules are in the Pulse-Width Modulation (PWM) function. The standard PWM function is identical in modules CCP4 and CCP5. In CCP modules ECCP1, ECCP2 and ECCP3, the Enhanced PWM function has slight variations from one another. Full-Bridge ECCP modules have four available I/O pins while Half-Bridge ECCP modules only have two available I/O pins. See Table 23-1 for more information.

- Note 1: In devices with more than one CCP module, it is very important to pay close attention to the register names used. A number placed after the module acronym is used to distinguish between separate modules. For example, the CCP1CON and CCP2CON control the same operational aspects of two completely different CCP modules.
  - 2: Throughout this section, generic references to a CCP module in any of its operating modes may be interpreted as being equally applicable to ECCP1, ECCP2, ECCP3, CCP4 and CCP5. Register names, module signals, I/O pins, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module, when required.

TABLE 23-1:	<b>PWM RESOURCES</b>

Device Name	ECCP1	ECCP2	ECCP3	CCP4	CCP5
PIC16(L)F1933	Enhanced PWM Full-Bridge	Enhanced PWM Half-Bridge	Enhanced PWM Half-Bridge	Standard PWM	Standard PWM

#### 23.1 Capture Mode

The Capture mode function described in this section is available and identical for CCP modules ECCP1, ECCP2, ECCP3, CCP4 and CCP5.

Capture mode makes use of the 16-bit Timer1 resource. When an event occurs on the CCPx pin, the 16-bit CCPRxH:CCPRxL register pair captures and stores the 16-bit value of the TMR1H:TMR1L register pair, respectively. An event is defined as one of the following and is configured by the CCPxM<3:0> bits of the CCPxCON register:

- · Every falling edge
- Every rising edge
- Every 4th rising edge
- Every 16th rising edge

When a capture is made, the Interrupt Request Flag bit CCPxIF of the PIRx register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPRxH, CCPRxL register pair is read, the old captured value is overwritten by the new captured value.

Figure 23-1 shows a simplified diagram of the Capture operation.


#### 23.1.1 CCP PIN CONFIGURATION

In Capture mode, the CCPx pin should be configured as an input by setting the associated TRIS control bit.

Also, the CCPx pin function can be moved to alternative pins using the APFCON register. Refer to **Section 12.1 "Alternate Pin Function**" for more details.

**Note:** If the CCPx pin is configured as an output, a write to the port can cause a capture condition.

#### FIGURE 23-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



#### 23.1.2 TIMER1 MODE RESOURCE

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

See Section 21.0 "Timer1 Module with Gate Control" for more information on configuring Timer1.

#### 23.1.3 SOFTWARE INTERRUPT MODE

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit of the PIEx register clear to avoid false interrupts. Additionally, the user should clear the CCPxIF interrupt flag bit of the PIRx register following any change in Operating mode.

#### 23.1.4 CCP PRESCALER

There are four prescaler settings specified by the CCPxM<3:0> bits of the CCPxCON register. Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another does not clear the prescaler and may generate a false interrupt. To avoid this unexpected operation, turn the module off by clearing the CCPxCON register before changing the prescaler. Example 23-1 demonstrates the code to perform this function.

#### EXAMPLE 23-1: CHANGING BETWEEN CAPTURE PRESCALERS

BANKSEL	CCPxCON	;Set Bank bits to point ;to CCPxCON
CLRF	CCPxCON	;Turn CCP module off
MOVLW	NEW_CAPT_PS	;Load the W reg with
		;the new prescaler
		;move value and CCP ON
MOVWF	CCPxCON	;Load CCPxCON with this
		;value

#### 23.1.5 CAPTURE DURING SLEEP

Capture mode depends upon the Timer1 module for proper operation. There are two options for driving the Timer1 module in Capture mode. It can be driven by the instruction clock (FOSC/4), or by an external clock source.

When Timer1 is clocked by Fosc/4, Timer1 will not increment during Sleep. When the device wakes from Sleep, Timer1 will continue from its previous state. Capture mode will operate during Sleep when Timer1 is clocked by an external clock source.

#### 23.1.6 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see Section 12.1 "Alternate Pin Function" for more information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON	—	CCP3SEL	T1GSEL	P2BSEL	SRNQSEL	C2OUTSEL	SSSEL	CCP2SEL	114
CCPxCON	PxM<	1:0> <sup>(1)</sup>	DCxB	<1:0>		CCPxM<	:3:0>		214
CCPRxL	Capture/Cor	mpare/PWM	Register x Lo	ow Byte (LSE	3)				192
CCPRxH	Capture/Cor	mpare/PWM	Register x H	igh Byte (MS	6B)				192
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	82
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	83
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	_	CCP2IE	84
PIE3	—	CCP5IE	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	—	85
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	86
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	_	CCP2IF	87
PIR3	—	CCP5IF	CCP4IF	CCP3IF	TMR6IF	—	TMR4IF	—	88
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	T1OSCEN	T1SYNC	_	TMR10N	183
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GS	S<1:0>	184
TMR1L	Holding Reg	gister for the	Least Signific	cant Byte of t	the 16-bit TMR1 I	Register			179
TMR1H	Holding Reg	gister for the	Most Signific	ant Byte of tl	ne 16-bit TMR1 F	Register			179
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	116
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	121
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	125

 TABLE 23-2:
 SUMMARY OF REGISTERS ASSOCIATED WITH CAPTURE

**Legend:** — = Unimplemented location, read as '0'. Shaded cells are not used by Capture mode.

**Note 1:** Applies to ECCP modules only.

### 23.2 Compare Mode

The Compare mode function described in this section is available and identical for CCP modules ECCP1, ECCP2, ECCP3, CCP4 and CCP5.

Compare mode makes use of the 16-bit Timer1 resource. The 16-bit value of the CCPRxH:CCPRxL register pair is constantly compared against the 16-bit value of the TMR1H:TMR1L register pair. When a match occurs, one of the following events can occur:


- Toggle the CCPx output
- · Set the CCPx output
- · Clear the CCPx output
- · Generate a Special Event Trigger
- Generate a Software Interrupt

The action on the pin is based on the value of the CCPxM<3:0> control bits of the CCPxCON register. At the same time, the interrupt flag CCPxIF bit is set.

All Compare modes can generate an interrupt.

Figure 23-2 shows a simplified diagram of the Compare operation.

#### FIGURE 23-2: COMPARE MODE OPERATION BLOCK DIAGRAM



#### 23.2.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the associated TRIS bit.

Also, the CCPx pin function can be moved to alternative pins using the APFCON register. Refer to **Section 12.1 "Alternate Pin Function"** for more details.

Note:	Clearing the CCPxCON register will force
	the CCPx compare output latch to the
	default low level. This is not the PORT I/O
	data latch.

#### 23.2.2 TIMER1 MODE RESOURCE

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

See Section 21.0 "Timer1 Module with Gate Control" for more information on configuring Timer1.

Note: Clocking Timer1 from the system clock (Fosc) should not be used in Compare mode. In order for Compare mode to recognize the trigger event on the CCPx pin, TImer1 must be clocked from the instruction clock (Fosc/4) or from an external clock source.

#### 23.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen (CCPxM<3:0> = 1010), the CCPx module does not assert control of the CCPx pin (see the CCPxCON register).

#### 23.2.4 SPECIAL EVENT TRIGGER

When Special Event Trigger mode is chosen (CCPxM<3:0> = 1011), the CCPx module does the following:

- Resets Timer1
- · Starts an ADC conversion if ADC is enabled

The CCPx module does not assert control of the CCPx pin in this mode.

The Special Event Trigger output of the CCP occurs immediately upon a match between the TMR1H, TMR1L register pair and the CCPRxH, CCPRxL register pair. The TMR1H, TMR1L register pair is not reset until the next rising edge of the Timer1 clock. The Special Event Trigger output starts an A/D conversion (if the A/D module is enabled). This allows the CCPRxH, CCPRxL register pair to effectively provide a 16-bit programmable period register for Timer1.

TABLE 23-3: SPECIAL EVENT TRIGGER

Device	CCPx/ECCPx
PIC16(L)F1933	CCP5

Refer to **Section 15.2.5** "**Special Event Trigger**" for more information.

- Note 1: The Special Event Trigger from the CCP module does not set interrupt flag bit TMR1IF of the PIR1 register.
  - 2: Removing the match condition by changing the contents of the CCPRxH and CCPRxL register pair, between the clock edge that generates the Special Event Trigger and the clock edge that generates the Timer1 Reset, will preclude the Reset from occurring.

#### 23.2.5 COMPARE DURING SLEEP

The Compare mode is dependent upon the system clock (Fosc) for proper operation. Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep.

#### 23.2.6 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see Section 12.1 "Alternate Pin Function" for more information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON	—	CCP3SEL	T1GSEL	P2BSEL	SRNQSEL	C2OUTSEL	SSSEL	CCP2SEL	114
CCPxCON	PxM<	1:0> <sup>(1)</sup>	DCxB	<1:0>		CCPxM<	:3:0>		214
CCPRxL	Capture/Co	mpare/PWM	WM Register x Low Byte (LSB)					192	
CCPRxH	Capture/Co	mpare/PWM	pare/PWM Register x High Byte (MSB)						192
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	82
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	83
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	_	CCP2IE	84
PIE3		CCP5IE	CCP4IE	CCP3IE	TMR6IE		TMR4IE	—	85
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	86
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF		CCP2IF	87
PIR3	—	CCP5IF	CCP4IF	CCP3IF	TMR6IF	—	TMR4IF	—	88
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	T1OSCEN	T1SYNC	_	TMR10N	183
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GS	S<1:0>	184
TMR1L	Holding Reg	gister for the	Least Signif	ficant Byte of	f the 16-bit TMR	1 Register			179
TMR1H	Holding Reg	gister for the	Most Signifi	cant Byte of	the 16-bit TMR1	Register			179
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	116
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	121
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	125

#### TABLE 23-4: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARE

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by Compare mode.

Note 1: Applies to ECCP modules only.

#### 23.3 PWM Overview

Pulse-Width Modulation (PWM) is a scheme that provides power to a load by switching quickly between fully on and fully off states. The PWM signal resembles a square wave where the high portion of the signal is considered the on state and the low portion of the signal is considered the off state. The high portion, also known as the pulse width, can vary in time and is defined in steps. A larger number of steps applied, which lengthens the pulse width, also supplies more power to the load. Lowering the number of steps applied, which shortens the pulse width, supplies less power. The PWM period is defined as the duration of one complete cycle or the total amount of on and off time combined.

PWM resolution defines the maximum number of steps that can be present in a single PWM period. A higher resolution allows for more precise control of the pulse width time and in turn the power that is applied to the load.

The term duty cycle describes the proportion of the on time to the off time and is expressed in percentages, where 0% is fully off and 100% is fully on. A lower duty cycle corresponds to less power applied and a higher duty cycle corresponds to more power applied.

Figure 23-3 shows a typical waveform of the PWM signal.

#### 23.3.1 STANDARD PWM OPERATION

The standard PWM function described in this section is available and identical for CCP modules ECCP1, ECCP2, ECCP3, CCP4 and CCP5.


The standard PWM mode generates a Pulse-Width Modulation (PWM) signal on the CCPx pin with up to 10 bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- PRx registers
- TxCON registers
- · CCPRxL registers
- · CCPxCON registers

Figure 23-4 shows a simplified block diagram of PWM operation.


- Note 1: The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.
  - 2: Clearing the CCPxCON register will relinquish control of the CCPx pin.

#### FIGURE 23-3: CCP PWM OUTPUT SIGNAL





SIMPLIFIED PWM BLOCK DIAGRAM



#### 23.3.2 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for standard PWM operation:

- 1. Disable the CCPx pin output driver by setting the associated TRIS bit.
- 2. Load the PRx register with the PWM period value.
- Configure the CCP module for the PWM mode by loading the CCPxCON register with the appropriate values.
- Load the CCPRxL register and the DCxBx bits of the CCPxCON register, with the PWM duty cycle value.
- 5. Configure and start Timer2/4/6:
  - Select the Timer2/4/6 resource to be used for PWM generation by setting the CxTSEL<1:0> bits in the CCPTMRSx register.
  - Clear the TMRxIF interrupt flag bit of the PIRx register. See Note below.
  - Configure the TxCKPS bits of the TxCON register with the Timer prescale value.
  - Enable the Timer by setting the TMRxON bit of the TxCON register.
- 6. Enable PWM output pin:
  - Wait until the Timer overflows and the TMRxIF bit of the PIRx register is set. See Note below.
  - Enable the CCPx pin output driver by clearing the associated TRIS bit.
- **Note:** In order to send a complete duty cycle and period on the first PWM output, the above steps must be included in the setup sequence. If it is not critical to start with a complete PWM signal on the first output, then step 6 may be ignored.

### 23.3.3 TIMER2/4/6 TIMER RESOURCE

The PWM standard mode makes use of one of the 8-bit Timer2/4/6 timer resources to specify the PWM period.

Configuring the CxTSEL<1:0> bits in the CCPTMRSx register selects which Timer2/4/6 timer is used.

#### 23.3.4 PWM PERIOD

The PWM period is specified by the PRx register of Timer2/4/6. The PWM period can be calculated using the formula of Equation 23-1.

### EQUATION 23-1: PWM PERIOD

 $PWM Period = [(PRx) + 1] \bullet 4 \bullet TOSC \bullet$ (TMRx Prescale Value)

**Note 1:** Tosc = 1/Fosc

When TMRx is equal to PRx, the following three events occur on the next increment cycle:

- TMRx is cleared
- The CCPx pin is set. (Exception: If the PWM duty cycle = 0%, the pin will not be set.)
- The PWM duty cycle is latched from CCPRxL into CCPRxH.

Note: The Timer postscaler (see Section 22.1 "Timer2/4/6 Operation") is not used in the determination of the PWM frequency.

#### 23.3.5 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to multiple registers: CCPRxL register and DCxB<1:0> bits of the CCPxCON register. The CCPRxL contains the eight MSbs and the DCxB<1:0> bits of the CCPxCON register contain the two LSbs. CCPRxL and DCxB<1:0> bits of the CCPxCON register can be written to at any time. The duty cycle value is not latched into CCPRxH until after the period completes (i.e., a match between PRx and TMRx registers occurs). While using the PWM, the CCPRxH register is read-only.

Equation 23-2 is used to calculate the PWM pulse width.

Equation 23-3 is used to calculate the PWM duty cycle ratio.

#### EQUATION 23-2: PULSE WIDTH

$$Pulse Width = (CCPRxL:CCPxCON < 5:4>) \bullet$$

TOSC • (TMRx Prescale Value)

### EQUATION 23-3: DUTY CYCLE RATIO

 $Duty Cycle Ratio = \frac{(CCPRxL:CCPxCON < 5:4>)}{4(PRx+1)}$ 

The CCPRxH register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

The 8-bit timer TMRx register is concatenated with either the 2-bit internal system clock (FOSC), or 2 bits of the prescaler, to create the 10-bit time base. The system clock is used if the Timer2/4/6 prescaler is set to 1:1.

When the 10-bit time base matches the CCPRxH and 2-bit latch, then the CCPx pin is cleared (see Figure 23-4).

#### 23.3.6 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is 10 bits when PRx is 255. The resolution is a function of the PRx register value as shown by Equation 23-4.

#### EQUATION 23-4: PWM RESOLUTION

Resolution = 
$$\frac{\log[4(PRx+1)]}{\log(2)}$$
 bits

Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

#### TABLE 23-5:EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 32 MHz)

PWM Frequency	1.95 kHz	7.81 kHz	31.25 kHz	125 kHz	250 kHz	333.3 kHz
Timer Prescale	16	4	1	1	1	1
PRx Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

#### TABLE 23-6: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale	16	4	1	1	1	1
PRx Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

#### TABLE 23-7: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	1.22 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale	16	4	1	1	1	1
PRx Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

#### 23.3.7 OPERATION IN SLEEP MODE

In Sleep mode, the TMRx register will not increment and the state of the module will not change. If the CCPx pin is driving a value, it will continue to drive that value. When the device wakes up, TMRx will continue from its previous state.

#### 23.3.8 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency. Any changes in the system clock frequency will result in changes to the PWM frequency. See Section 5.0 "Oscillator Module (with Fail-Safe Clock Monitor)" for additional details.

#### 23.3.9 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the CCP registers to their Reset states.

#### 23.3.10 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see Section 12.1 "Alternate Pin Function" for more information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON	—	CCP3SEL	T1GSEL	P2BSEL	SRNQSEL	C2OUTSEL	SSSEL	CCP2SEL	114
CCPxCON	PxM<	M<1:0> <sup>(1)</sup> DCx		<1:0>		CCPxN	/<3:0>		214
CCPTMRS0	C4TSE	L<1:0>	C3TSE	L<1:0>	C2TSE	EL<1:0>	C1TSE	EL<1:0>	215
CCPTMRS1	—	—	—	—	—	—	C5TSE	:L<1:0>	215
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	82
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	83
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	—	CCP2IE	84
PIE3	_	CCP5IE	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	—	85
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	86
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	_	CCP2IF	87
PIR3	—	CCP5IF	CCP4IF	CCP3IF	TMR6IF	—	TMR4IF	—	88
PRx	Timer2/4/6 P	eriod Registe	er						187*
TxCON	—		TxOUT	PS<3:0>		TMRxON	TxCKP	'S<:0>1	189
TMRx	Timer2/4/6 M	Iodule Regist	er						187
TRISA	TRISA7	TRISA7 TRISA6 TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRIS						TRISA0	116
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	121
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	125

#### TABLE 23-8: SUMMARY OF REGISTERS ASSOCIATED WITH STANDARD PWM

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the PWM.

Note 1: Applies to ECCP modules only.

Page provides register information.

### 23.4 PWM (Enhanced Mode)

The enhanced PWM function described in this section is available for CCP modules ECCP1, ECCP2 and ECCP3, with any differences between modules noted.

The enhanced PWM mode generates a Pulse-Width Modulation (PWM) signal on up to four different output pins with up to 10 bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- PRx registers
- TxCON registers
- CCPRxL registers
- CCPxCON registers

The ECCP modules have the following additional PWM registers which control Auto-shutdown, Auto-restart, Dead-band Delay and PWM Steering modes:

- · CCPxAS registers
- PSTRxCON registers
- PWMxCON registers

The enhanced PWM module can generate the following five PWM Output modes:

- Single PWM
- Half-Bridge PWM
- Full-Bridge PWM, Forward mode
- Full-Bridge PWM, Reverse mode
- Single PWM with PWM Steering mode


To select an Enhanced PWM Output mode, the PxM bits of the CCPxCON register must be configured appropriately.

The PWM outputs are multiplexed with I/O pins and are designated PxA, PxB, PxC and PxD. The polarity of the PWM pins is configurable and is selected by setting the CCPxM bits in the CCPxCON register appropriately.

Figure 23-5 shows an example of a simplified block diagram of the Enhanced PWM module.

Table 23-9 shows the pin assignments for various Enhanced PWM modes.

- Note 1: The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.
  - 2: Clearing the CCPxCON register will relinquish control of the CCPx pin.
  - **3:** Any pin not used in the enhanced PWM mode is available for alternate pin functions, if applicable.
  - 4: To prevent the generation of an incomplete waveform when the PWM is first enabled, the ECCP module waits until the start of a new PWM period before generating a PWM signal.



#### FIGURE 23-5: EXAMPLE SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODE

ECCP Mode	PxM<1:0>	CCPx/PxA	PxB	PxC	PxD
Single	00	Yes <sup>(1)</sup>	Yes <sup>(1)</sup>	Yes <sup>(1)</sup>	Yes <sup>(1)</sup>
Half-Bridge	10	Yes	Yes	No	No
Full-Bridge, Forward	01	Yes	Yes	Yes	Yes
Full-Bridge, Reverse	11	Yes	Yes	Yes	Yes

#### **EXAMPLE PIN ASSIGNMENTS FOR VARIOUS PWM ENHANCED MODES** TABLE 23-9

**Note 1:** PWM Steering enables outputs in Single mode.

#### EXAMPLE PWM (ENHANCED MODE) OUTPUT RELATIONSHIPS (ACTIVE-HIGH **FIGURE 23-6:** STATE)

PxM<1:0>	Signal	0 Pulse Width	PRX+1
			Period
00 (Single Output)	PxA Modulated		
	PxA Modulated	Delay	Delay
10 (Half-Bridge)	PxB Modulated		
	PxA Active	- <u>1</u> - 1	
(Full-Bridge,	PxB Inactive	- ¦ - '	
<sup>01</sup> Forward)	PxC Inactive	- i - <u> </u>	
	PxD Modulated		
	PxA Inactive		
(Full-Bridge,	PxB Modulated	<u> </u>	
Reverse)	PxC Active		
	PxD Inactive	- ' 	

Period = 4 \* Tosc \* (PRx + 1) \* (TMRx Prescale Value)
Pulse Width = Tosc \* (CCPRxL<7:0>:CCPxCON<5:4>) \* (TMRx Prescale Value)
Delay = 4 \* Tosc \* (PWMxCON<6:0>)

PxM<1	:0>	Signal	0 Puls Wid	th	
00	(Single Output)	PxA Modulated		Period —	
		PxA Modulated	Delay	<b>→→</b> Delay	
10	(Half-Bridge)	PxB Modulated			
		PxA Active	_	· ·	
01	(Full-Bridge, Forward)	PxB Inactive	-		
	,	PxC Inactive	—		
		PxD Modulated		I	
		PxA Inactive	_ :		
11	(Full-Bridge, Reverse)	PxB Modulated	= —j		
	(Creise)	PxC Active	— ; — ·		· · · · · · · · · · · · · · · · · · ·
		PxD Inactive		  	

#### **FIGURE 23-7:** EXAMPLE ENHANCED PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)


Pulse Width = Tosc \* (CCPRxL<7:0>:CCPxCON<5:4>) \* (TMRx Prescale Value)
 Delay = 4 \* Tosc \* (PWMxCON<6:0>)

#### 23.4.1 HALF-BRIDGE MODE


In Half-Bridge mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the CCPx/PxA pin, while the complementary PWM output signal is output on the PxB pin (see Figure 23-9). This mode can be used for Half-Bridge applications, as shown in Figure 23-9, or for Full-Bridge applications, where four power switches are being modulated with two PWM signals.

In Half-Bridge mode, the programmable dead-band delay can be used to prevent shoot-through current in Half-Bridge power devices. The value of the PDC<6:0> bits of the PWMxCON register sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See Section 23.4.5 "Programmable Dead-Band Delay Mode" for more details of the dead-band delay operations. Since the PxA and PxB outputs are multiplexed with the PORT data latches, the associated TRIS bits must be cleared to configure PxA and PxB as outputs.

#### FIGURE 23-8: EXAMPLE OF HALF-BRIDGE PWM OUTPUT



### FIGURE 23-9: EXAMPLE OF HALF-BRIDGE APPLICATIONS



#### 23.4.2 FULL-BRIDGE MODE


In Full-Bridge mode, all four pins are used as outputs. An example of Full-Bridge application is shown in Figure 23-10.


In the Forward mode, pin CCPx/PxA is driven to its active state, pin PxD is modulated, while PxB and PxC will be driven to their inactive state as shown in Figure 23-11.

In the Reverse mode, PxC is driven to its active state, pin PxB is modulated, while PxA and PxD will be driven to their inactive state as shown Figure 23-11.

PxA, PxB, PxC and PxD outputs are multiplexed with the PORT data latches. The associated TRIS bits must be cleared to configure the PxA, PxB, PxC and PxD pins as outputs.

#### FIGURE 23-10: EXAMPLE OF FULL-BRIDGE APPLICATION





#### FIGURE 23-11: **EXAMPLE OF FULL-BRIDGE PWM OUTPUT**

## 23.4.2.1 Direction Change in Full-Bridge Mode

In the Full-Bridge mode, the PxM1 bit in the CCPxCON register allows users to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will change to the new direction on the next PWM cycle.

A direction change is initiated in software by changing the PxM1 bit of the CCPxCON register. The following sequence occurs four Timer cycles prior to the end of the current PWM period:

- The modulated outputs (PxB and PxD) are placed in their inactive state.
- The associated unmodulated outputs (PxA and PxC) are switched to drive in the opposite direction.
- PWM modulation resumes at the beginning of the next period.

See Figure 23-12 for an illustration of this sequence.

The Full-Bridge mode does not provide dead-band delay. As one output is modulated at a time, dead-band delay is generally not required. There is a situation where dead-band delay is required. This situation occurs when both of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn off time of the power switch, including the power device and driver circuit, is greater than the turn on time.


Figure 23-13 shows an example of the PWM direction changing from forward to reverse, at a near 100% duty cycle. In this example, at time t1, the output PxA and PxD become inactive, while output PxC becomes active. Since the turn-off time of the power devices is longer than the turn-on time, a shoot-through current will flow through power devices QC and QD (see Figure 23-10) for the duration of 't'. The same phenomenon will occur to power devices QA and QB for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, two possible solutions for eliminating the shoot-through current are:


- 1. Reduce PWM duty cycle for one PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.

#### FIGURE 23-12: EXAMPLE OF PWM DIRECTION CHANGE



- **Note 1:** The direction bit PxM1 of the CCPxCON register is written any time during the PWM cycle.
  - 2: When changing directions, the PxA and PxC signals switch before the end of the current PWM cycle. The modulated PxB and PxD signals are inactive at this time. The length of this time is four Timer counts.



#### FIGURE 23-13: **EXAMPLE OF PWM DIRECTION CHANGE AT NEAR 100% DUTY CYCLE**

#### 23.4.3 ENHANCED PWM AUTO-SHUTDOWN MODE

The PWM mode supports an Auto-Shutdown mode that will disable the PWM outputs when an external shutdown event occurs. Auto-Shutdown mode places the PWM output pins into a predetermined state. This mode is used to help prevent the PWM from damaging the application.

The auto-shutdown sources are selected using the CCPxAS<2:0> bits of the CCPxAS register. A shutdown event may be generated by:

- A logic '0' on the INT pin
- A logic '1' on a Comparator (Cx) output

A shutdown condition is indicated by the CCPxASE (Auto-Shutdown Event Status) bit of the CCPxAS register. If the bit is a '0', the PWM pins are operating normally. If the bit is a '1', the PWM outputs are in the shutdown state.


When a shutdown event occurs, two things happen:

The CCPxASE bit is set to '1'. The CCPxASE will remain set until cleared in firmware or an auto-restart occurs (see Section 23.4.4 "Auto-Restart Mode").

The enabled PWM pins are asynchronously placed in their shutdown states. The PWM output pins are grouped into pairs [PxA/PxC] and [PxB/PxD]. The state of each pin pair is determined by the PSSxAC and PSSxBD bits of the CCPxAS register. Each pin pair may be placed into one of three states:

- Drive logic '1'
- Drive logic '0'
- Tri-state (high-impedance)

- Note 1: The auto-shutdown condition is a level-based signal, not an edge-based signal. As long as the level is present, the auto-shutdown will persist.
  - Writing to the CCPxASE bit is disabled while an auto-shutdown condition persists.
  - 3: Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or auto-restart) the PWM signal will always restart at the beginning of the next PWM period.
  - 4: Prior to an auto-shutdown event caused by a comparator output or INT pin event, a software shutdown can be triggered in firmware by setting the CCPxASE bit of the CCPxAS register to '1'. The Auto-Restart feature tracks the active status of a shutdown caused by a comparator output or INT pin event only. If it is enabled at this time, it will immediately clear this bit and restart the ECCP module at the beginning of the next PWM period.




#### FIGURE 23-14: PWM AUTO-SHUTDOWN WITH FIRMWARE RESTART (PXRSEN = 0)

#### 23.4.4 AUTO-RESTART MODE

The Enhanced PWM can be configured to automatically restart the PWM signal once the auto-shutdown condition has been removed. Auto-restart is enabled by setting the PxRSEN bit in the PWMxCON register.

If auto-restart is enabled, the CCPxASE bit will remain set as long as the auto-shutdown condition is active. When the auto-shutdown condition is removed, the CCPxASE bit will be cleared via hardware and normal operation will resume.

#### FIGURE 23-15: PWM AUTO-SHUTDOWN WITH AUTO-RESTART (PXRSEN = 1)




#### 23.4.5 PROGRAMMABLE DEAD-BAND DELAY MODE


In half-bridge applications where all power switches are modulated at the PWM frequency, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on, and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shoot-through current*) will flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In Half-Bridge mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 23-16 for illustration. The lower seven bits of the associated PWMxCON register (Register 23-5) sets the delay period in terms of microcontroller instruction cycles (TcY or 4 Tosc).

#### FIGURE 23-16: EXAMPLE OF HALF-BRIDGE PWM OUTPUT



#### FIGURE 23-17: EXAMPLE OF HALF-BRIDGE APPLICATIONS



#### 23.4.6 PWM STEERING MODE

In Single Output mode, PWM steering allows any of the PWM pins to be the modulated signal. Additionally, the same PWM signal can be simultaneously available on multiple pins.


Once the Single Output mode is selected (CCPxM<3:2> = 11 and PxM<1:0> = 00 of the CCPxCON register), the user firmware can bring out the same PWM signal to one, two, three or four output pins by setting the appropriate STRx<D:A> bits of the PSTRxCON register, as shown in Table 23-9.

Note: The associated TRIS bits must be set to output ('0') to enable the pin output driver in order to see the PWM signal on the pin.

While the PWM Steering mode is active, CCPxM<1:0> bits of the CCPxCON register select the PWM output polarity for the Px<D:A> pins.

The PWM auto-shutdown operation also applies to PWM Steering mode as described in Section 23.4.3 "Enhanced PWM Auto-Shutdown mode". An auto-shutdown event will only affect pins that have PWM outputs enabled.

FIGURE 23-18: SIMPLIFIED STEERING BLOCK DIAGRAM



#### 23.4.6.1 Steering Synchronization

The STRxSYNC bit of the PSTRxCON register gives the user two selections of when the steering event will happen. When the STRxSYNC bit is '0', the steering event will happen at the end of the instruction that writes to the PSTRxCON register. In this case, the output signal at the Px<D:A> pins may be an incomplete PWM waveform. This operation is useful when the user firmware needs to immediately remove a PWM signal from the pin.

When the STRxSYNC bit is '1', the effective steering update will happen at the beginning of the next PWM period. In this case, steering on/off the PWM output will always produce a complete PWM waveform.

Figures 23-19 and 23-20 illustrate the timing diagrams of the PWM steering depending on the STRxSYNC setting.

#### 23.4.7 START-UP CONSIDERATIONS


When any PWM mode is used, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins.

The CCPxM<1:0> bits of the CCPxCON register allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (PxA/PxC and PxB/PxD). The PWM output polarities must be selected before the PWM pin output drivers are enabled. Changing the polarity configuration while the PWM pin output drivers are enable is not recommended since it may result in damage to the application circuits.


The PxA, PxB, PxC and PxD output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pin output drivers at the same time as the Enhanced PWM modes may cause damage to the application circuit. The Enhanced PWM modes must be enabled in the proper Output mode and complete a full PWM cycle before enabling the PWM pin output drivers. The completion of a full PWM cycle is indicated by the TMRxIF bit of the PIRx register being set as the second PWM period begins.

**Note:** When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the Off state until the microcontroller drives the I/O pins with the proper signal levels or activates the PWM output(s).

#### FIGURE 23-19: EXAMPLE OF STEERING EVENT AT END OF INSTRUCTION (STRxSYNC = 0)



#### FIGURE 23-20: EXAMPLE OF STEERING EVENT AT BEGINNING OF INSTRUCTION (STRxSYNC = 1)



TADLE 23-									
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CCPxCON	PxM<	1:0> <b>(1)</b>	DCxE	3<1:0>		CCPx	<b>/</b> <3:0>		214
CCPxAS	CCPxASE	(	CCPxAS<2:0	>	PSSxA	.C<1:0>	PSSxB	D<1:0>	216
CCPTMRS0	C4TSE	L<1:0>	C3TSE	EL<1:0>	C2TSE	EL<1:0>	C1TSE	L<1:0>	215
CCPTMRS1	—	—	—	—	_	—	C5TSE	:L<1:0>	215
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	82
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	83
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	_	CCP2IE	84
PIE3	_	CCP5IE	CCP4IE	CCP3IE	TMR6IE	_	TMR4IE	—	85
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	86
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	_	CCP2IF	87
PIR3	—	CCP5IF	CCP4IF	CCP3IF	TMR6IF	—	TMR4IF	—	88
PRx	Timer2/4/6 P	Period Registe	er						187*
PSTRxCON	—	—	—	STRxSYNC	STRxD	STRxC	STRxB	STRxA	218
PWMxCON	PxRSEN				PxDC<6:0>				217
TxCON	—		TxOUT	PS<3:0>		TMRxON	TxCKP	S<:0>1	189
TMRx	Timer2/4/6 M	Iodule Regist	er						187
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	116
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	121
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	125

#### TABLE 23-10: SUMMARY OF REGISTERS ASSOCIATED WITH ENHANCED PWM

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the PWM.

**Note 1:** Applies to ECCP modules only.

\* Page provides register information.

### 23.5 CCP Control Register

#### REGISTER 23-1: CCPxCON: CCPx CONTROL REGISTER

R/W-00	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
PxN	1<1:0> <sup>(1)</sup>	DCxB<1:0>								
bit 7							bit			
Legend:	<b>L</b> 4	$\lambda a = \lambda a = b = b = b = b = b = b = b = b = b =$				(O)				
R = Readable u = Bit is unch		W = Writable bit		•	ented bit, read as POR and BOR/\		Posot			
(1) = Bit is unch(1) = Bit is set	0	x = Bit is unknown '0' = Bit is cleared				alue at all other	Resel			
			cu							
bit 7-6	<b>PxM&lt;1:0&gt;:</b> En	hanced PWM Ou	tput Configurat	ion bits <sup>(1)</sup>						
	Capture mode	<u>.</u>								
	Unused									
	<u>Compare mod</u> Unused	Compare mode:								
		Unused If CCPxM<3:2> = 00, 01, 10:								
	xx = PxA assigned as Capture/Compare input; PxB, PxC, PxD assigned as port pins									
	If CCPxM<3:2	$\frac{ \mathbf{f} CCPxM<3:2> = 11:}{2}$								
	11 = Full-Bridge output reverse; PxB modulated; PxC active; PxA, PxD inactive									
	<ul> <li>Half-Bridge output; PxA, PxB modulated with dead-band control; PxC, PxD assigned as port pins</li> <li>Full-Bridge output forward; PxD modulated; PxA active; PxB, PxC inactive</li> </ul>									
	00 = Single output; PxA modulated; PxB, PxC, PxD assigned as port pins									
bit 5-4	DCxB<1:0>: F	WM Duty Cycle L	east Significar	nt bits						
	<u>Capture mode:</u> Unused									
	<u>Compare mode:</u> Unused									
	PWM mode:									
		the two LSbs of t	-	cycle. The eight M	Sbs are found in	CCPRxL.				
bit 3-0	1011 = Com	ECCPx Mode Se pare mode: Specia		(ECCPx resets T	imer, sets CCPxI	F bit starts A/D c	onversion if A/I			
		module is enabled) <sup>(1)</sup> 1010 = Compare mode: generate software interrupt only; ECCPx pin reverts to I/O state								
	1001 = Compare mode: initialize ECCPx pin high; clear output on compare match (set CCPxIF)									
	1000 = Com	pare mode: initiali	ze ECCPx pin	low; set output on	compare match	(set CCPxIF)				
	0111 = Capt	ure mode: every 1	6th risina edae							
		ure mode: every 4								
	0101 = Capture mode: every rising edge									
	0100 = Capture mode: every falling edge									
	0011 = Rese	rved								
		pare mode: toggle	e output on mat	ch						
	0001 = Reserved									
	0000 = Capture/Compare/PWM off (resets ECCPx module)									
	CCP4/CCP5 only:									
	11xx = PWM mode									
		2/ECCP3 only:								
		1 mode: PxA, PxC								
		l mode: PxA, PxC l mode: PxA, PxC								
		I mode: PxA, PxC	-							

**Note 1:** This function is available on the CCP module(s) listed in Table 23-3.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
C4TSEL<1:0>		C3TSEL<1:0>		C2TSEL<1:0>		C1TSEL<1:0>			
bit 7							bit C		
Legend:									
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'					
u = Bit is unchanged		x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all	other Resets		
'1' = Bit is set	t	'0' = Bit is cleared							
bit 7-6	C4TSEL<1:0>: CCP4 Timer Selection								
	11 = Reserved								
	10 = CCP4 is based off Timer6 in PWM mode								
	01 = CCP4 is based off Timer4 in PWM mode								
	00 = CCP4 is based off Timer2 in PWM mode								
bit 5-4	C3TSEL<1:0>: CCP3 Timer Selection								
	11 = Reserved								
	10 = CCP3 is based off Timer6 in PWM mode								
	01 = CCP3 is based off Timer4 in PWM mode								
	00 = CCP3 is based off Timer2 in PWM mode								
bit 3-2		>: CCP2 Timer	Selection						
	11 = Reserved								
	10 = CCP2 is based off Timer6 in PWM mode								
	01 = CCP2 is based off Timer4 in PWM mode 00 = CCP2 is based off Timer2 in PWM mode								
				ode					
bit 1-0		>: CCP1 Timer	Selection						
	11 = Reserved 10 = CCP1 is based off Timer6 in PWM mode								
		= CCP1 is based off Timer4 in PWM mode = CCP1 is based off Timer2 in PWM mode							
				040					

### REGISTER 23-2: CCPTMRS0: PWM TIMER SELECTION CONTROL REGISTER 0

#### REGISTER 23-3: CCPTMRS1: PWM TIMER SELECTION CONTROL REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0
—	—	—	—	—	_	C5TSEL<1:0>	
bit 7							bit 0

Legend:			
R = Readable bit		W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged		x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set		'0' = Bit is cleared	
bit 7-2 Unimplemented: Read as '0'			
bit 1-0	C5TSEL<1	I:0>: CCP5 Timer Selection	bits

11 = Reserved

10 = CCP5 is based off Timer6 in PWM mode

01 = CCP5 is based off Timer4 in PWM mode

00 = CCP5 is based off Timer2 in PWM mode

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
CCPxASE		CCPxAS<2:0>		PSSxAC<1:0> P			PSSxBD<1:0>		
bit 7				÷			bit (		
Legend:									
R = Readable bit		W = Writable I	oit	U = Unimplemented bit, read as '0'					
u = Bit is unchanged		x = Bit is unknown		-n/n = Value a	at POR and BC	R/Value at all	other Resets		
1' = Bit is set		'0' = Bit is clea	ared						
bit 7	CCPxASE: CCPx Auto-Shutdown Event Status bit								
	1 = A shutdown event has occurred; CCPx outputs are in shutdown state								
	0 = CCPx outputs are operating								
bit 6-4	CCxPAS<2:0>: CCPx Auto-Shutdown Source Select bits								
	<ul> <li>111 = VIL on INT pin or Comparator C1 or Comparator C2 high<sup>(1)</sup></li> <li>110 = VIL on INT pin or Comparator C2 high<sup>(1)</sup></li> </ul>								
	$101 = VIL \text{ on INT pin of Comparator C2 high ^{(1)}$								
	100 = ViL on INT pin								
	011 = Either Comparator C1 or C2 high <sup>(1)</sup>								
	010 = Comparator C2 output high $^{(1)}$								
	001 = Comparator C1 output high <sup>(1)</sup> 000 = Auto-shutdown is disabled								
bit 3-2	<b>PSSxAC&lt;1:0&gt;:</b> Pins PxA and PxC Shutdown State Control bits								
	1x = Pins PxA and PxC tri-state								
	01 = Drive pins PxA and PxC to '1'								
	00 = Drive pins PxA and PxC to '0'								
bit 1-0	PSSxBD<1:0>: Pins PxB and PxD Shutdown State Control bits								
	1x = Pins PxB and PxD tri-state								
	01 = Drive pins PxB and PxD to '1' 00 = Drive pins PxB and PxD to '0'								
		ins PXB and PXL							

#### REGISTER 23-4: CCPxAS: CCPX AUTO-SHUTDOWN CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
PxRSEN				PxDC<6:0>				
bit 7							bit 0	
Legend:								
R = Readabl	e bit	W = Writable bit		U = Unimplemented bit, read as '0'				
u = Bit is unchanged		x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clea	ared					
bit 7	PxRSEN: P	WM Restart Ena	able bit					
	<ul> <li>1 = Upon auto-shutdown, the CCPxASE bit clears automatically once the shutdown event goes awa the PWM restarts automatically</li> </ul>				ent goes away;			
	0 = Upon auto-shutdown, CCPxASE must be cleared in software to restart the PWM							
bit 6-0	PxDC<6:0>: PWM Delay Count bits							
	PxDCx = Nu	umber of Fosc/	4 (4 * Tosc)	cycles between	the scheduled	d time when a	a PWM signal	

#### REGISTER 23-5: PWMxCON: ENHANCED PWM CONTROL REGISTER

**Note 1:** Bit resets to '0' with Two-Speed Start-up and LP, XT or HS selected as the Oscillator mode or Fail-Safe mode is enabled.

should transition active and the actual time it transitions active

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-1/1				
—	_	—	STRxSYNC	STRxD	STRxC	STRxB	STRxA				
bit 7							bit (				
Legend:											
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'							
u = Bit is ur	0	x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets							
'1' = Bit is s	set	'0' = Bit is cle	eared								
bit 7-5	Unimplemer	nted: Read as	<b>'</b> O'								
bit 4	-	Steering Sync									
		1 = Output steering update occurs on next PWM period									
	0 = Output st	0 = Output steering update occurs at the beginning of the instruction cycle boundary									
bit 3	STRxD: Stee	STRxD: Steering Enable bit D									
	1 = PxD pin ł	1 = PxD pin has the PWM waveform with polarity control from CCPxM<1:0>									
	0 = PxD pin i	0 = PxD pin is assigned to port pin									
bit 2		STRxC: Steering Enable bit C									
	1 = PxC pin I	has the PWM	waveform with p	olarity control	from CCPxM<	1:0>					
	0 = PxC pin i	s assigned to	port pin								
bit 1		STRxB: Steering Enable bit B									
		1 = PxB pin has the PWM waveform with polarity control from CCPxM<1:0>									
	0 = PxB pin i	0 = PxB pin is assigned to port pin									
bit 0		STRxA: Steering Enable bit A									
	•	1 = PxA pin has the PWM waveform with polarity control from CCPxM<1:0>									
	0 = PxA pin i	s assigned to	port pin								
Note 1:	The PWM Steerin	a mode is ava	ilable only when	the CCPxCO	N register hits (	CCPxM<3.2> =	= 11 and				

### **REGISTER 23-6: PSTRxCON: PWM STEERING CONTROL REGISTER<sup>(1)</sup>**

Note 1: The PWM Steering mode is available only when the CCPxCON register bits CCPxM<3:2> = 11 and PxM<1:0> = 00.

#### 24.0 MASTER SYNCHRONOUS SERIAL PORT MODULE

#### 24.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:


- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C<sup>™</sup>)

The SPI interface supports the following modes and features:

- Master mode
- Slave mode
- Clock Parity
- Slave Select Synchronization (Slave mode only)
- Daisy-chain connection of slave devices

Figure 24-1 is a block diagram of the SPI Interface module.







The I<sup>2</sup>C interface supports the following modes and features:

- · Master mode
- Slave mode
- Byte NACKing (Slave mode)
- · Limited Multi-master support
- 7-bit and 10-bit addressing
- · Start and Stop interrupts
- Interrupt masking
- Clock stretching
- · Bus collision detection
- · General call address matching
- Address masking
- · Address Hold and Data Hold modes
- Selectable SDA hold times

Figure 24-2 is a block diagram of the  $I^2C$  Interface module in Master mode. Figure 24-3 is a diagram of the  $I^2C$  Interface module in Slave mode.

#### FIGURE 24-2: MSSP BLOCK DIAGRAM (I<sup>2</sup>C<sup>™</sup> MASTER MODE)





#### 24.2 SPI Mode Overview

The Serial Peripheral Interface (SPI) bus is a synchronous serial data communication bus that operates in Full-Duplex mode. Devices communicate in a master/slave environment where the master device initiates the communication. A slave device is controlled through a Chip Select known as Slave Select.

The SPI bus specifies four signal connections:

- Serial Clock (SCK)
- Serial Data Out (SDO)
- Serial Data In (SDI)
- Slave Select (SS)

Figure 24-1 shows the block diagram of the MSSP module when operating in SPI Mode.

The SPI bus operates with a single master device and one or more slave devices. When multiple slave devices are used, an independent Slave Select connection is required from the master device to each slave device.

Figure 24-4 shows a typical connection between a master device and multiple slave devices.

The master selects only one slave at a time. Most slave devices have tri-state outputs so their output signal appears disconnected from the bus when they are not selected.

Transmissions involve two shift registers, eight bits in size, one in the master and one in the slave. With either the master or the slave device, data is always shifted out one bit at a time, with the Most Significant bit (MSb) shifted out first. At the same time, a new Least Significant bit (LSb) is shifted into the same register.

Figure 24-5 shows a typical connection between two processors configured as master and slave devices.

Data is shifted out of both shift registers on the programmed clock edge and latched on the opposite edge of the clock.

The master device transmits information out on its SDO output pin which is connected to, and received by, the slave's SDI input pin. The slave device transmits information out on its SDO output pin, which is connected to, and received by, the master's SDI input pin.

To begin communication, the master device first sends out the clock signal. Both the master and the slave devices should be configured for the same clock polarity.

The master device starts a transmission by sending out the MSb from its shift register. The slave device reads this bit from that same line and saves it into the LSb position of its shift register. During each SPI clock cycle, a full-duplex data transmission occurs. This means that while the master device is sending out the MSb from its shift register (on its SDO pin) and the slave device is reading this bit and saving it as the LSb of its shift register, that the slave device is also sending out the MSb from its shift register (on its SDO pin) and the master device is reading this bit and saving it as the LSb of its shift register.

After eight bits have been shifted out, the master and slave have exchanged register values.

If there is more data to exchange, the shift registers are loaded with new data and the process repeats itself.


Whether the data is meaningful or not (dummy data), depends on the application software. This leads to three scenarios for data transmission:

- Master sends useful data and slave sends dummy data.
- Master sends useful data and slave sends useful data.
- Master sends dummy data and slave sends useful data.

Transmissions may involve any number of clock cycles. When there is no more data to be transmitted, the master stops sending the clock signal and it deselects the slave.

Every slave device connected to the bus that has not been selected through its slave select line must disregard the clock and transmission signals and must not transmit out any data of its own.





#### 24.2.1 SPI MODE REGISTERS

The MSSP module has five registers for SPI mode operation. These are:

- MSSP STATUS register (SSPSTAT)
- MSSP Control register 1 (SSPCON1)
- MSSP Control register 3 (SSPCON3)
- MSSP Data Buffer register (SSPBUF)
- MSSP Address register (SSPADD)
- MSSP Shift register (SSPSR) (Not directly accessible)

SSPCON1 and SSPSTAT are the control and STATUS registers in SPI mode operation. The SSPCON1 register is readable and writable. The lower six bits of the SSPSTAT are read-only. The upper two bits of the SSPSTAT are read/write.

In one SPI master mode, SSPADD can be loaded with a value used in the Baud Rate Generator. More information on the Baud Rate Generator is available in Section 24.7 "Baud Rate Generator".

SSPSR is the shift register used for shifting data in and out. SSPBUF provides indirect access to the SSPSR register. SSPBUF is the buffer register to which data bytes are written, and from which data bytes are read.

In receive operations, SSPSR and SSPBUF together create a buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not buffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

#### 24.2.2 SPI MODE OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- · Master mode (SCK is the clock output)
- · Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- · Slave Select mode (Slave mode only)


To enable the serial port, SSP Enable bit, SSPEN of the SSPCON1 register, must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPCONx registers and then set the SSPEN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- · SDI must have corresponding TRIS bit set
- · SDO must have corresponding TRIS bit cleared
- SCK (Master mode) must have corresponding TRIS bit cleared
- SCK (Slave mode) must have corresponding
   TRIS bit set
- SS must have corresponding TRIS bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value. The MSSP consists of a transmit/receive shift register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the eight bits of data have been received, that byte is moved to the SSPBUF register. Then, the Buffer Full Detect bit, BF of the SSPSTAT register, and the interrupt flag bit, SSPIF, are set. This double-buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register durina transmission/reception of data will be ignored and the write collision detect bit WCOL of the SSPCON1 register, will be set. User software must clear the WCOL bit to allow the following write(s) to the SSPBUF register to complete successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. The Buffer Full bit, BF of the SSPSTAT register, indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register. Additionally, the SSPSTAT register indicates the various Status conditions.



#### FIGURE 24-5: SPI MASTER/SLAVE CONNECTION

#### 24.2.3 SPI MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK line. The master determines when the slave (Processor 2, Figure 24-5) is to broadcast data by the software protocol.


In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and Status bits appropriately set). The clock polarity is selected by appropriately programming the CKP bit of the SSPCON1 register and the CKE bit of the SSPSTAT register. This then, would give waveforms for SPI communication as shown in Figure 24-6, Figure 24-8, Figure 24-9 and Figure 24-10, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 \* Tcy)
- Fosc/64 (or 16 \* Tcy)
- Timer2 output/2
- Fosc/(4 \* (SSPADD + 1))

Figure 24-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.

FIGURE 24-6: SPI MODE WAVEFORM (MASTER MODE)



#### 24.2.4 SPI SLAVE MODE

In Slave mode, the data is transmitted and received as external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCK pin. The Idle state is determined by the CKP bit of the SSPCON1 register.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the Electrical Specifications.

While in Sleep mode, the slave can transmit/receive data. The shift register is clocked from the SCK pin input and when a byte is received, the device will generate an interrupt. If enabled, the device will wake-up from Sleep.

#### 24.2.4.1 Daisy-Chain Configuration

The SPI bus can sometimes be connected in a daisy-chain configuration. The first slave output is connected to the second slave input, the second slave output is connected to the third slave input, and so on. The final slave output is connected to the master input. Each slave sends out, during a second group of clock pulses, an exact copy of what was received during the first group of clock pulses. The whole chain acts as one large communication shift register. The daisy-chain feature only requires a single Slave Select line from the master device.

Figure 24-7 shows the block diagram of a typical daisy-chain connection when operating in SPI mode.

In a daisy-chain configuration, only the most recent byte on the bus is required by the slave. Setting the BOEN bit of the SSPCON3 register will enable writes to the SSPBUF register, even if the previous byte has not been read. This allows the software to ignore data that may not apply to it.

#### 24.2.5 SLAVE SELECT SYNCHRONIZATION

The Slave Select can also be used to synchronize communication. The Slave Select line is held high until the master device is ready to communicate. When the Slave Select line is pulled low, the slave knows that a new transmission is starting.

If the slave fails to receive the communication properly, it will be reset at the end of the transmission, when the Slave Select line returns to a high state. The slave is then ready to receive a new transmission when the Slave Select line is pulled low again. If the Slave Select line is not used, there is a risk that the slave will eventually become out of sync with the master. If the slave misses a bit, it will always be one bit off in future transmissions. Use of the Slave Select line allows the slave and master to align themselves at the beginning of each transmission.

The  $\overline{SS}$  pin allows a Synchronous Slave mode. The SPI must be in Slave mode with  $\overline{SS}$  pin control enabled (SSPCON1<3:0> = 0100).


When the  $\overline{SS}$  pin is low, transmission and reception are enabled and the SDO pin is driven.


When the  $\overline{SS}$  pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

Note 1:	When the SPI is in Slave mode with $\overline{SS}$ pin control enabled (SSPCON1<3:0> = 0100), the SPI module will reset if the $\overline{SS}$ pin is set to VDD.
2:	When the SPI is used in Slave mode with CKE set; the user must enable $\overline{SS}$ pin control.
3:	While operated in SPI Slave mode the SMP bit of the SSPSTAT register must remain clear.


When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the  $\overline{SS}$  pin to a high level or clearing the SSPEN bit.








**FIGURE 24-8:** 





#### 24.2.6 SPI OPERATION IN SLEEP MODE

In SPI Master mode, module clocks may be operating at a different speed than when in Full-Power mode; in the case of the Sleep mode, all clocks are halted.

Special care must be taken by the user when the MSSP clock is much faster than the system clock.

In Slave mode, when MSSP interrupts are enabled, after the master completes sending data, an MSSP interrupt will wake the controller from Sleep.

If an exit from Sleep mode is not desired, MSSP interrupts should be disabled.

In SPI Master mode, when the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all eight bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—	_	ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	117
APFCON	_	CCP3SEL	T1GSEL	P2BSEL	SRNQSEL	C2OUTSEL	SSSEL	CCP2SEL	114
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	82
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	83
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	86
SSPBUF	Synchronous Serial Port Receive Buffer/Transmit Register							223*	
SSPCON1	WCOL SSPOV SSPEN CKP SSPM<3:0>					268			
SSPCON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	271
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	267
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	116
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISB2	TRISC1	TRISC0	125

#### TABLE 24-1: SUMMARY OF REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the MSSP in SPI mode.

Page provides register information.

#### 24.3 I<sup>2</sup>C Mode Overview

The Inter-Integrated Circuit Bus  $(I^2C)$  is a multi-master serial data communication bus. Devices communicate in a master/slave environment where the master devices initiate the communication. A slave device is controlled through addressing.

The I<sup>2</sup>C bus specifies two signal connections:

- · Serial Clock (SCL)
- Serial Data (SDA)

Figure 24-2 and Figure 24-3 show the block diagram of the MSSP module when operating in  $I^2C$  mode.

Both the SCL and SDA connections are bidirectional open-drain lines, each requiring pull-up resistors for the supply voltage. Pulling the line to ground is considered a logical zero and letting the line float is considered a logical one.

Figure 24-11 shows a typical connection between two processors configured as master and slave devices.

The  $I^2C$  bus can operate with one or more master devices and one or more slave devices.

There are four potential modes of operation for a given device:


- Master Transmit mode (master is transmitting data to a slave)
- Master Receive mode
   (master is receiving data from a slave)
- Slave Transmit mode (slave is transmitting data to a master)
- Slave Receive mode (slave is receiving data from the master)

To begin communication, a master device starts out in Master Transmit mode. The master device sends out a Start bit followed by the address byte of the slave it intends to communicate with. This is followed by a single Read/Write bit, which determines whether the master intends to transmit to or receive data from the slave device.

If the requested slave exists on the bus, it will respond with an Acknowledge bit, otherwise known as an ACK. The master then continues in either Transmit mode or Receive mode and the slave continues in the complement, either in Receive mode or Transmit mode, respectively.

A Start bit is indicated by a high-to-low transition of the SDA line while the SCL line is held high. Address and data bytes are sent out, Most Significant bit (MSb) first. The Read/Write bit is sent out as a logical one when the master intends to read data from the slave, and is sent out as a logical zero when it intends to write data to the slave.

#### FIGURE 24-11: I<sup>2</sup>C MASTER/SLAVE CONNECTION



The Acknowledge bit  $(\overline{ACK})$  is an active-low signal, which holds the SDA line low to indicate to the transmitter that the slave device has received the transmitted data and is ready to receive more.

The transition of a data bit is always performed while the SCL line is held low. Transitions that occur while the SCL line is held high are used to indicate Start and Stop bits.

If the master intends to write to the slave, then it repeatedly sends out a byte of data, with the slave responding after each byte with an  $\overrightarrow{ACK}$  bit. In this example, the master device is in Master Transmit mode and the slave is in Slave Receive mode.

If the master intends to read from the slave, then it repeatedly receives a byte of data from the slave, and responds after each byte with an  $\overline{ACK}$  bit. In this example, the master device is in Master Receive mode and the slave is Slave Transmit mode.

On the last byte of data communicated, the master device may end the transmission by sending a Stop bit. If the master device is in Receive mode, it sends the Stop bit in place of the last ACK bit. A Stop bit is indicated by a low-to-high transition of the SDA line while the SCL line is held high.

In some cases, the master may want to maintain control of the bus and re-initiate another transmission. If so, the master device may send another Start bit in place of the Stop bit or last ACK bit when it is in receive mode.

The I<sup>2</sup>C bus specifies three message protocols;

- Single message where a master writes data to a slave.
- Single message where a master reads data from a slave.
- Combined message where a master initiates a minimum of two writes, or two reads, or a combination of writes and reads, to one or more slaves.

When one device is transmitting a logical one, or letting the line float, and a second device is transmitting a logical zero, or holding the line low, the first device can detect that the line is not a logical one. This detection, when used on the SCL line, is called clock stretching. Clock stretching gives slave devices a mechanism to control the flow of data. When this detection is used on the SDA line, it is called arbitration. Arbitration ensures that there is only one master device communicating at any single time.

#### 24.3.1 CLOCK STRETCHING

When a slave device has not completed processing data, it can delay the transfer of more data through the process of clock stretching. An addressed slave device may hold the SCL clock line low after receiving or sending a bit, indicating that it is not yet ready to continue. The master that is communicating with the slave will attempt to raise the SCL line in order to transfer the next bit, but will detect that the clock line has not yet been released. Because the SCL connection is open-drain, the slave has the ability to hold that line low until it is ready to continue communicating.

Clock stretching allows receivers that cannot keep up with a transmitter to control the flow of incoming data.

#### 24.3.2 ARBITRATION

Each master device must monitor the bus for Start and Stop bits. If the device detects that the bus is busy, it cannot begin a new message until the bus returns to an Idle state.

However, two master devices may try to initiate a transmission on or about the same time. When this occurs, the process of arbitration begins. Each transmitter checks the level of the SDA data line and compares it to the level that it expects to find. The first transmitter to observe that the two levels do not match, loses arbitration, and must stop transmitting on the SDA line.

For example, if one transmitter holds the SDA line to a logical one (lets it float) and a second transmitter holds it to a logical zero (pulls it low), the result is that the SDA line will be low. The first transmitter then observes that the level of the line is different than expected and concludes that another transmitter is communicating.

The first transmitter to notice this difference is the one that loses arbitration and must stop driving the SDA line. If this transmitter is also a master device, it also must stop driving the SCL line. It then can monitor the lines for a Stop condition before trying to reissue its transmission. In the meantime, the other device that has not noticed any difference between the expected and actual levels on the SDA line continues with its original transmission. It can do so without any complications, because so far, the transmission appears exactly as expected with no other transmitter disturbing the message. Slave Transmit mode can also be arbitrated, when a master addresses multiple slaves, but this is less common.

If two master devices are sending a message to two different slave devices at the address stage, the master sending the lower slave address always wins arbitration. When two master devices send messages to the same slave address, and addresses can sometimes refer to multiple slaves, the arbitration process must continue into the data stage.

Arbitration usually occurs very rarely, but it is a necessary process for proper multi-master support.

#### 24.4 I<sup>2</sup>C<sup>™</sup> Mode Operation

All MSSP I<sup>2</sup>C communication is byte oriented and shifted out MSb first. Six SFR registers and two interrupt flags interface the module with the  $PIC^{\textcircled{R}}$  microcontroller and user software. Two pins, SDA and SCL, are exercised by the module to communicate with other external I<sup>2</sup>C devices.

#### 24.4.1 BYTE FORMAT

All communication in  $I^2C$  is done in 9-bit segments. A byte is sent from a master to a slave or vice-versa, followed by an Acknowledge bit sent back. After the 8th falling edge of the SCL line, the device outputting data on the SDA changes that pin to an input and reads in an acknowledge value on the next clock pulse.

The clock signal, SCL, is provided by the master. Data is valid to change while the SCL signal is low, and sampled on the rising edge of the clock. Changes on the SDA line while the SCL line is high define special conditions on the bus, explained below.

#### 24.4.2 DEFINITION OF I<sup>2</sup>C TERMINOLOGY

There is language and terminology in the description of  $I^2C$  communication that have definitions specific to  $I^2C$ . That word usage is defined below and may be used in the rest of this document without explanation. This table was adapted from the Philips  $I^2C$  specification.

#### 24.4.3 SDA AND SCL PINS

Selection of any I<sup>2</sup>C mode with the SSPEN bit set, forces the SCL and SDA pins to be open-drain. These pins should be set by the user to inputs by setting the appropriate TRIS bits.

**Note:** Data is tied to output zero when an I<sup>2</sup>C mode is enabled.

#### 24.4.4 SDA HOLD TIME

The hold time of the SDA pin is selected by the SDAHT bit of the SSPCON3 register. Hold time is the time SDA is held valid after the falling edge of SCL. Setting the SDAHT bit selects a longer 300 ns minimum hold time and may help on buses with large capacitance.

#### TABLE 24-2:I<sup>2</sup>C BUS TERMS

TABLE 24-2:	I-C BUS IERMS
TERM	Description
Transmitter	The device which shifts data out onto the bus.
Receiver	The device which shifts data in from the bus.
Master	The device that initiates a transfer, generates clock signals and terminates a transfer.
Slave	The device addressed by the master.
Multi-master	A bus with more than one device that can initiate data transfers.
Arbitration	Procedure to ensure that only one master at a time controls the bus. Winning arbitration ensures that the message is not corrupted.
Synchronization	Procedure to synchronize the clocks of two or more devices on the bus.
Idle	No master is controlling the bus, and both SDA and SCL lines are high.
Active	Any time one or more master devices are controlling the bus.
Addressed Slave	Slave device that has received a matching address and is actively being clocked by a master.
Matching Address	Address byte that is clocked into a slave that matches the value stored in SSPADD.
Write Request	Slave receives <u>a matching</u> address with R/W bit clear, and is ready to clock in data.
Read Request	Master sends an address byte with the $R/W$ bit set, indicating that it wishes to clock data out of the Slave. This data is the next and all following bytes until a Restart or Stop.
Clock Stretching	When a device on the bus hold SCL low to stall communication.
Bus Collision	Any time the SDA line is sampled low by the module while it is outputting and expected high state.

#### 24.4.5 START CONDITION

The I<sup>2</sup>C specification defines a Start condition as a transition of SDA from a high to a low state while SCL line is high. A Start condition is always generated by the master and signifies the transition of the bus from an Idle to an Active state. Figure 24-12 shows wave forms for Start and Stop conditions.

A bus collision can occur on a Start condition if the module samples the SDA line low before asserting it low. This does not conform to the I<sup>2</sup>C specification that states no bus collision can occur on a Start.

#### 24.4.6 STOP CONDITION

A Stop condition is a transition of the SDA line from low-to-high state while the SCL line is high.

Note:	At least one SCL low time must appear
	before a Stop is valid, therefore, if the SDA
	line goes low then high again while the SCL
	line stays high, only the Start condition is
	detected.

#### 24.4.7 RESTART CONDITION


A Restart is valid any time that a Stop would be valid. A master can issue a Restart if it wishes to hold the bus after terminating the current transfer. A Restart has the same effect on the slave that a Start would, resetting all slave logic and preparing it to clock in an address. The master may want to address the same or another slave. Figure 24-13 shows the wave form for a Restart condition.

In 10-bit Addressing Slave mode a Restart is required for the master to clock data out of the addressed slave. Once a slave has been fully addressed, matching both high and low address bytes, the master can issue a Restart and the high address byte with the  $R/\overline{W}$  bit set. The slave logic will then hold the clock and prepare to clock out data.


After a full match with  $R/\overline{W}$  clear in 10-bit mode, a prior match flag is set and maintained. Until a Stop condition, a high address with  $R/\overline{W}$  clear, or high address match fails.

#### 24.4.8 START/STOP CONDITION INTERRUPT MASKING

The SCIE and PCIE bits of the SSPCON3 register can enable the generation of an interrupt in Slave modes that do not typically support this function. Slave modes where interrupt on Start and Stop detect are already enabled, these bits will have no effect.







#### 24.4.9 ACKNOWLEDGE SEQUENCE

The 9th SCL pulse for any transferred byte in  $I^2C$  is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDA line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal, pulling the SDA line low indicated to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an  $\overline{ACK}$  is placed in the ACKSTAT bit of the SSPCON2 register.

Slave software, when the AHEN and DHEN bits are set, allow the user to set the ACK value sent back to the transmitter. The ACKDT bit of the SSPCON2 register is set/cleared to determine the response.

Slave hardware will generate an ACK response if the AHEN and DHEN bits of the SSPCON3 register are clear.

There are certain conditions where an  $\overline{ACK}$  will not be sent by the slave. If the BF bit of the SSPSTAT register or the SSPOV bit of the SSPCON1 register are set when a byte is received.

When the module is addressed, after the 8th falling edge of SCL on the bus, the ACKTIM bit of the SSPCON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus. The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is enabled.

#### 24.5 I<sup>2</sup>C Slave Mode Operation

The MSSP Slave mode operates in one of four modes selected in the SSPM bits of SSPCON1 register. The modes can be divided into 7-bit and 10-bit Addressing mode. 10-bit Addressing modes operate the same as 7-bit with some additional overhead for handling the larger addresses.

Modes with Start and Stop bit interrupts operated the same as the other modes with SSPIF additionally getting set upon detection of a Start, Restart, or Stop condition.

#### 24.5.1 SLAVE MODE ADDRESSES

The SSPADD register (Register 24-6) contains the Slave mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSPBUF register and an interrupt is generated. If the value does not match, the module goes Idle and no indication is given to the software that anything happened.

The SSP Mask register (Register 24-5) affects the address matching process. See Section 24.5.9 "SSP Mask Register" for more information.

#### 24.5.1.1 I<sup>2</sup>C Slave 7-bit Addressing Mode

In 7-bit Addressing mode, the LSb of the received data byte is ignored when determining if there is an address match.

#### 24.5.1.2 I<sup>2</sup>C Slave 10-bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '1 1 1 1 0 A9 A8 0'. A9 and A8 are the two MSb of the 10-bit address and stored in bits 2 and 1 of the SSPADD register.

After the acknowledge of the high byte the UA bit is set and SCL is held low until the user updates SSPADD with the low address. The low address byte is clocked in and all eight bits are compared to the low address value in SSPADD. Even if there is not an address match; SSPIF and UA are set, and SCL is held low until SSPADD is updated to receive a high byte again. When SSPADD is updated the UA bit is cleared. This ensures the module is ready to receive the high address byte on the next communication.

A high and low address match as a write request is required at the start of all 10-bit addressing communication. A transmission can be initiated by issuing a Restart once the slave is addressed, and clocking in the high address with the R/W bit set. The slave hardware will then acknowledge the read request and prepare to clock out data. This is only valid for a slave after it has received a complete high and low address byte match.

#### 24.5.2 SLAVE RECEPTION

When the  $R/\overline{W}$  bit of a matching received address byte is clear, the  $R/\overline{W}$  bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and acknowledged.

When the overflow condition exists for a received address, then not Acknowledge is given. An overflow condition is defined as either bit BF bit of the SSPSTAT register is set, or bit SSPOV bit of the SSPCON1 register is set. The BOEN bit of the SSPCON3 register modifies this operation. For more information see Register 24-4.

An MSSP interrupt is generated for each transferred data byte. Flag bit, SSPIF, must be cleared by software.

When the SEN bit of the SSPCON2 register is set, SCL will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSPCON1 register, except sometimes in 10-bit mode. See Section 24.2.3 "SPI Master Mode" for more detail.

#### 24.5.2.1 7-bit Addressing Reception

This section describes a standard sequence of events for the MSSP module configured as an  $I^2C$  Slave in 7-bit Addressing mode. All decisions made by hardware or software and their effect on reception. Figure 24-14 and Figure 24-15 is used as a visual reference for this description.

This is a step by step process of what typically must be done to accomplish  $\mathsf{I}^2\mathsf{C}$  communication.

- 1. Start bit detected.
- 2. S bit of SSPSTAT is set; SSPIF is set if interrupt on Start detect is enabled.
- 3. Matching address with  $R/\overline{W}$  bit clear is received.
- 4. The slave pulls SDA low sending an ACK to the master, and sets SSPIF bit.
- 5. Software clears the SSPIF bit.
- 6. Software reads received address from SSPBUF clearing the BF flag.
- 7. If SEN = 1; Slave software sets CKP bit to release the SCL line.
- 8. The master clocks out a data byte.
- 9. Slave drives SDA low sending an ACK to the master, and sets SSPIF bit.
- 10. Software clears SSPIF.
- 11. Software reads the received byte from SSPBUF clearing BF.
- 12. Steps 8-12 are repeated for all received bytes from the Master.
- 13. Master sends Stop condition, setting P bit of SSPSTAT, and the bus goes Idle.

### 24.5.2.2 7-bit Reception with AHEN and DHEN


Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the 8th falling edge of SCL. These additional interrupts allow the slave software to decide whether it wants to ACK the receive address or data byte, rather than the hardware. This functionality adds support for PMBus<sup>™</sup> that was not present on previous versions of this module.


This list describes the steps that need to be taken by slave software to use these options for  $I^{2}C$  communication. Figure 24-16 displays a module using both address and data holding. Figure 24-17 includes the operation with the SEN bit of the SSPCON2 register set.


- 1. S bit of SSPSTAT is set; SSPIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSPIF is set and CKP cleared after the 8th falling edge of SCL.
- 3. Slave clears the SSPIF.
- Slave can look at the ACKTIM bit of the SSPCON3 register to determine if the SSPIF was after or before the ACK.
- 5. Slave reads the address value from SSPBUF, clearing the BF flag.
- 6. Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- 8. SSPIF is set after an ACK, not after a NACK.
- 9. If SEN = 1 the slave hardware will stretch the clock after the ACK.
- 10. Slave clears SSPIF.


Note: SSPIF is still set after the 9th falling edge of SCL even if there is no clock stretching and BF has been cleared. Only if NACK is sent to master is SSPIF not set

- 11. SSPIF set and CKP cleared after 8th falling edge of SCL for a received data byte.
- 12. Slave looks at ACKTIM bit of SSPCON3 to determine the source of the interrupt.
- 13. Slave reads the received data from SSPBUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt-on-Stop Detect is disabled, the slave will only know by polling the P bit of the SSTSTAT register.









#### 24.5.3 SLAVE TRANSMISSION

When the  $R/\overline{W}$  bit of the incoming address byte is set and an address match occurs, the  $R/\overline{W}$  bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register, and an ACK pulse is sent by the slave on the ninth bit.

Following the ACK, slave hardware clears the CKP bit and the SCL pin is held low (see Section 24.5.6 "Clock Stretching" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then the SCL pin should be released by setting the CKP bit of the SSPCON1 register. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time.

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. This ACK value is copied to the ACKSTAT bit of the SSPCON2 register. If ACKSTAT is set (not ACK), then the data transfer is complete. In this case, when the not ACK is latched by the slave, the slave goes Idle and waits for another occurrence of the Start bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSPBUF register. Again, the SCL pin must be released by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared by software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.


#### 24.5.3.1 Slave Mode Bus Collision

A slave receives a Read request and begins shifting data out on the SDA line. If a bus collision is detected and the SBCDE bit of the SSPCON3 register is set, the BCLIF bit of the PIR register is set. Once a bus collision is detected, the slave goes Idle and waits to be addressed again. User software can use the BCLIF bit to handle a slave bus collision.

#### 24.5.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 24-18 can be used as a reference to this list.

- 1. Master sends a Start condition on SDA and SCL.
- 2. S bit of SSPSTAT is set; SSPIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit set is received by the Slave setting SSPIF bit.
- 4. Slave hardware generates an ACK and sets SSPIF.
- 5. SSPIF bit is cleared by user.
- 6. Software reads the received address from SSPBUF, clearing BF.
- 7.  $R/\overline{W}$  is set so CKP was automatically cleared after the ACK.
- 8. The slave software loads the transmit data into SSPBUF.
- 9. CKP bit is set releasing SCL, allowing the master to clock the data out of the slave.
- 10. SSPIF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSPIF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.
  - **Note 1:** If the master ACKs the clock will be stretched.
    - ACKSTAT is the only bit updated on the rising edge of SCL (9th) rather than the falling.
- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK; the clock is not held, but SSPIF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.



#### 24.5.3.3 7-bit Transmission with Address Hold Enabled

Setting the AHEN bit of the SSPCON3 register enables additional clock stretching and interrupt generation after the 8th falling edge of a received matching address. Once a matching address has been clocked in, CKP is cleared and the SSPIF interrupt is set.

Figure 24-19 displays a standard waveform of a 7-bit Address Slave Transmission with AHEN enabled.

- 1. Bus starts Idle.
- Master sends Start condition; the S bit of SSPSTAT is set; SSPIF is set if interrupt on Start detect is enabled.
- Master sends matching address with R/W bit set. After the 8th falling edge of the SCL line the CKP bit is cleared and SSPIF interrupt is generated.
- 4. Slave software clears SSPIF.
- 5. Slave software reads ACKTIM bit of SSPCON3 register, and R/W and  $D/\overline{A}$  of the SSPSTAT register to determine the source of the interrupt.
- 6. Slave reads the address value from the SSPBUF register clearing the BF bit.
- 7. Slave software decides from this information if it wishes to ACK or not ACK and sets ACKDT bit of the SSPCON2 register accordingly.
- 8. Slave sets the CKP bit releasing SCL.
- 9. Master clocks in the  $\overline{ACK}$  value from the slave.
- 10. Slave hardware automatically clears the CKP bit and sets SSPIF after the ACK if the R/W bit is set.
- 11. Slave software clears SSPIF.
- 12. Slave loads value to transmit to the master into SSPBUF setting the BF bit.

Note: <u>SSPBUF</u> cannot be loaded until after the <u>ACK</u>.

13. Slave sets CKP bit releasing the clock.

- 14. Master clocks out the data from the slave and sends an ACK value on the 9th SCL pulse.
- 15. Slave hardware copies the ACK value into the ACKSTAT bit of the SSPCON2 register.
- 16. Steps 10-15 are repeated for each byte transmitted to the master from the slave.
- 17. If the master sends a not  $\overline{ACK}$  the slave releases the bus allowing the master to send a Stop and end the communication.

**Note:** Master must send a not ACK on the last byte to ensure that the slave releases the SCL line to receive a Stop.

#### I<sup>2</sup>C SLAVE, 7-BIT ADDRESS, TRANSMISSION (AHEN = 1) **FIGURE 24-19:** Stop condition Master sends \_\_\_ ACK D7/D6/D5/D4/D3/D2/D1/D0/ Master's <u>ACK</u> response is copied to SSPSTAT cleared after 8th falling edge of SCL CKP not cleared Transmitting Data after not ACK BF is automatically Automatic D7/D6/D5/D4/D3/D2/D1/D0/ACK 6 Transmitting Data Cleared by software Data to transmit is loaded into SSPBUF Set by software, releases SCL -ACKTIM is cleared on 9th rising edge of SCL Automatic Master releases SDA to slave for ACK sequence ACK 6 When R/W = 1; CKP is always cleared after ACK R/<u>W</u> = ⊥ $7\sqrt{2}\sqrt{3}\sqrt{4}\sqrt{5}\sqrt{6}\sqrt{7}\sqrt{8}$ Slave clears ACKDT to ACK address is read from SSPBUF A7\ A6\ A5\ A4\ A3\ A2\ A1 Received address ACKTIM is set on 8th falling edge of SCL Receiving Address When AHEN = 1; CKP is cleared by hardware -after receiving matching address. S D/A RW СKР SDA ВΓ ACKDT SSPIF ACKSTAT ACKTIM SCL

#### 24.5.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSP module configured as an  $I^2C$  Slave in 10-bit Addressing mode.

Figure 24-20 is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish  $I^2C$  communication.

- 1. Bus starts Idle.
- Master sends Start condition; S bit of SSPSTAT is set; SSPIF is set if interrupt on Start detect is enabled.
- Master sends matching high address with R/W bit clear; UA bit of the SSPSTAT register is set.
- 4. Slave sends ACK and SSPIF is set.
- 5. Software clears the SSPIF bit.
- 6. Software reads received address from SSPBUF clearing the BF flag.
- 7. Slave loads low address into SSPADD, releasing SCL.
- 8. Master sends matching low address byte to the Slave; UA bit is set.

**Note:** Updates to the SSPADD register are not allowed until after the ACK sequence.

9. Slave sends ACK and SSPIF is set.


**Note:** If the low address does not match, SSPIF and UA are still set so that the slave software can set SSPADD back to the high address. BF is not set because there is no match. CKP is unaffected.


- 10. Slave clears SSPIF.
- 11. Slave reads the received matching address from SSPBUF clearing BF.
- 12. Slave loads high address into SSPADD.
- 13. Master clocks a data byte to the slave and clocks out the slaves ACK on the 9th SCL pulse; SSPIF is set.
- 14. If SEN bit of SSPCON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSPIF.
- 16. Slave reads the received byte from SSPBUF clearing BF.
- 17. If SEN is set the slave sets CKP to release the SCL.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.


#### 24.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCL line is held low are the same. Figure 24-21 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 24-22 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.







#### 24.5.6 CLOCK STRETCHING

Clock stretching occurs when a device on the bus holds the SCL line low effectively pausing communication. The slave may stretch the clock to allow more time to handle data or prepare a response for the master device. A master device is not concerned with stretching as anytime it is active on the bus and not transferring data it is stretching. Any stretching done by a slave is invisible to the master software and handled by the hardware that generates SCL.

The CKP bit of the SSPCON1 register is used to control stretching in software. Any time the CKP bit is cleared, the module will wait for the SCL line to go low and then hold it. Setting CKP will release SCL and allow more communication.

#### 24.5.6.1 Normal Clock Stretching

Following an  $\overline{ACK}$  if the R/ $\overline{W}$  bit of SSPSTAT is set, a read request, the slave hardware will clear CKP. This allows the slave time to update SSPBUF with data to transfer to the master. If the SEN bit of SSPCON2 is set, the slave hardware will always stretch the clock after the  $\overline{ACK}$  sequence. Once the slave is ready; CKP is set by software and communication resumes.

- Note 1: The BF bit has no effect on if the clock will be stretched or not. This is different than previous versions of the module that would not stretch the clock, clear CKP, if SSPBUF was read before the 9th falling edge of SCL.
  - Previous versions of the module did not stretch the clock for a transmission if SSPBUF was loaded before the 9th falling edge of SCL. It is now always cleared for read requests.

#### 24.5.6.2 10-bit Addressing Mode

In 10-bit Addressing mode, when the UA bit is set, the clock is always stretched. This is the only time the SCL is stretched without CKP being cleared. SCL is released immediately after a write to SSPADD.

Note:	Previous versions of the module did not
	stretch the clock if the second address byte
	did not match.


#### 24.5.6.3 Byte NACKing

When the AHEN bit of SSPCON3 is set; CKP is cleared by hardware after the 8th falling edge of SCL for a received matching address byte. When the DHEN bit of SSPCON3 is set; CKP is cleared after the 8th falling edge of SCL for received data.

Stretching after the 8th falling edge of SCL allows the slave to look at the received address or data and decide if it wants to ACK the received data.

#### 24.5.7 CLOCK SYNCHRONIZATION AND THE CKP BIT

Any time the CKP bit is cleared, the module will wait for the SCL line to go low and then hold it. However, clearing the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external  $I^2C$  master device has already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the  $I^2C$  bus have released SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 24-23).



#### FIGURE 24-23: CLOCK SYNCHRONIZATION TIMING

#### 24.5.8 GENERAL CALL ADDRESS SUPPORT


The addressing procedure for the  $I^2C$  bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master device. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is a reserved address in the I<sup>2</sup>C protocol, defined as address 0x00. When the GCEN bit of the SSPCON2 register is set, the slave module will automatically ACK the reception of this address regardless of the value stored in SSPADD. After the slave clocks in an address of all zeros with the R/W bit clear, an interrupt is generated and slave software can read SSPBUF and respond. Figure 24-24 shows a general reception call sequence.

In 10-bit Address mode, the UA bit will not be set on the reception of the general call address. The slave will prepare to receive the second byte as data, just as it would in 7-bit mode.

If the AHEN bit of the SSPCON3 register is set, just as with any other address reception, the slave hardware will stretch the clock after the 8th falling edge of SCL. The slave must then set its ACKDT value and release the clock with communication progressing as it would normally.





#### 24.5.9 SSP MASK REGISTER

An SSP Mask (SSPMSK) register (Register 24-5) is available in I<sup>2</sup>C Slave mode as a mask for the value held in the SSPSR register during an address comparison operation. A zero ('0') bit in the SSPMSK register has the effect of making the corresponding bit of the received address a "don't care".

This register is reset to all '1's upon any Reset condition and, therefore, has no effect on standard SSP operation until written with a mask value.

The SSP Mask register is active during:

- 7-bit Address mode: address compare of A<7:1>.
- 10-bit Address mode: address compare of A<7:0> only. The SSP mask has no effect during the reception of the first (high) byte of the address.

#### 24.6 I<sup>2</sup>C Master Mode

Master mode is enabled by setting and clearing the appropriate SSPM bits in the SSPCON1 register and by setting the SSPEN bit. In Master mode, the SDA and SCK pins must be configured as inputs. The MSSP peripheral hardware will override the output driver TRIS controls when necessary to drive the pins low.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the  $I^2C$  bus may be taken when the P bit is set, or the bus is Idle.

In Firmware Controlled Master mode, user code conducts all I<sup>2</sup>C bus operations based on Start and Stop bit condition detection. Start and Stop condition detection is the only active circuitry in this mode. All other communication is done by the user software directly manipulating the SDA and SCL lines.

The following events will cause the SSP Interrupt Flag bit, SSPIF, to be set (SSP interrupt, if enabled):

- Start condition detected
- · Stop condition detected
- Data transfer byte transmitted/received
- Acknowledge transmitted/received
- Repeated Start generated
  - Note 1: The MSSP module, when configured in I<sup>2</sup>C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPBUF register to initiate transmission before the Start condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur
    - 2: When in Master mode, Start/Stop detection is masked and an interrupt is generated when the SEN/PEN bit is cleared and the generation is complete.

#### 24.6.1 I<sup>2</sup>C MASTER MODE OPERATION

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I<sup>2</sup>C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted eight bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.


In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received eight bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

A Baud Rate Generator (BRG) is used to set the clock frequency output on SCL. See Section 24.7 "Baud Rate Generator" for more detail.

#### 24.6.2 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, releases the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<7:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 24-25).





#### 24.6.3 WCOL STATUS FLAG

If the user writes the SSPBUF when a Start, Restart, Stop, Receive or Transmit sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write does not occur). Any time the WCOL bit is set it indicates that an action on SSPBUF was attempted while the module was not idle.

Note:	Because queueing of events is not
	allowed, writing to the lower five bits of
	SSPCON2 is disabled until the Start
	condition is complete.


#### 24.6.4 I<sup>2</sup>C MASTER MODE START CONDITION TIMING

To initiate a Start condition (Figure 24-26), the user sets the Start Enable bit, SEN bit of the SSPCON2 register. If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPADD<7:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the Start condition and causes the S bit of the SSPSTAT1 register to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPADD<7:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SDA pin is driven low while SCL is high is the Start condition and causes the S bit of the SSPSTAT1 register to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPADD<7:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit of the SSPCON2 register will be automatically cleared by

#### FIGURE 24-26: FIRST START BIT TIMING

hardware; the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.

- Note 1: If at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF, is set, the Start condition is aborted and the I<sup>2</sup>C module is reset into its Idle state.
  - **2:** The Philips I<sup>2</sup>C specification states that a bus collision cannot occur on a Start.




## 24.6.5 I<sup>2</sup>C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition (Figure 24-27) occurs when the RSEN bit of the SSPCON2 register is programmed high and the master state machine is no longer active. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. SCL is asserted low. Following this, the RSEN bit of the SSPCON2 register will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit of the SSPSTAT register will be set. The SSPIF bit will not be set until the Baud Rate Generator has timed out.

- **Note 1:** If RSEN is programmed while any other event is in progress, it will not take effect.
  - **2:** A bus collision during the Repeated Start condition occurs if:
    - SDA is sampled low when SCL goes from low-to-high.
    - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.

## FIGURE 24-27: REPEAT START CONDITION WAVEFORM



## 24.6.6 I<sup>2</sup>C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the Buffer Full flag bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted. SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high. When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an  $\overline{ACK}$  bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKSTAT bit on the rising edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 24-28).

After the write to the SSPBUF, each bit of the address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will release the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT Status bit of the SSPCON2 register. Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

#### 24.6.6.1 BF Status Flag

In Transmit mode, the BF bit of the SSPSTAT register is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

## 24.6.6.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write does not occur).


WCOL must be cleared by software before the next transmission.

### 24.6.6.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit of the SSPCON2 register is cleared when the slave has sent an Acknowledge ( $\overline{ACK} = 0$ ) and is set when the slave does not Acknowledge ( $\overline{ACK} = 1$ ). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

24.6.6.4 Typical Transmit Sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPCON2 register.
- 2. SSPIF is set by hardware on completion of the Start.
- 3. SSPIF is cleared by software.
- 4. The MSSP module will wait the required start time before any other operation takes place.
- 5. The user loads the SSPBUF with the slave address to transmit.
- 6. Address is shifted out the SDA pin until all eight bits are transmitted. Transmission begins as soon as SSPBUF is written to.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPCON2 register.
- 8. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 9. The user loads the SSPBUF with eight bits of data.
- 10. Data is shifted out the SDA pin until all eight bits are transmitted.
- 11. The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPCON2 register.
- 12. Steps 8-11 are repeated for all transmitted data bytes.
- 13. The user generates a Stop or Restart condition by setting the PEN or RSEN bits of the SSPCON2 register. Interrupt is generated once the Stop/Restart condition is complete.



## 24.6.7 I<sup>2</sup>C MASTER MODE RECEPTION

Master mode reception (Figure 24-29) is enabled by programming the Receive Enable bit, RCEN bit of the SSPCON2 register.

Note:	The MSSP module must be in an Idle
	state before the RCEN bit is set or the
	RCEN bit will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCL pin changes (high-to-low/low-to-high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable, ACKEN bit of the SSPCON2 register.

#### 24.6.7.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.

#### 24.6.7.2 SSPOV Status Flag


In receive operation, the SSPOV bit is set when eight bits are received into the SSPSR and the BF flag bit is already set from a previous reception.

## 24.6.7.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

#### 24.6.7.4 Typical Receive Sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPCON2 register.
- 2. SSPIF is set by hardware on completion of the Start.
- 3. SSPIF is cleared by software.
- 4. User writes SSPBUF with the slave address to transmit and the R/W bit set.
- 5. Address is shifted out the SDA pin until all eight bits are transmitted. Transmission begins as soon as SSPBUF is written to.
- 6. The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPCON2 register.
- 7. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 8. User sets the RCEN bit of the SSPCON2 register and the master clocks in a byte from the slave.
- 9. After the 8th falling edge of SCL, SSPIF and BF are set.
- 10. Master clears SSPIF and reads the received byte from SSPBUF, clears BF.
- 11. Master sets ACK value sent to slave in ACKDT bit of the SSPCON2 register and initiates the ACK by setting the ACKEN bit.
- 12. Masters ACK is clocked out to the Slave and SSPIF is set.
- 13. User clears SSPIF.
- 14. Steps 8-13 are repeated for each received byte from the slave.
- 15. Master sends a not ACK or Stop to end communication.



#### 24.6.8 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN bit of the SSPCON2 register. When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 24-30).

## 24.6.8.1 WCOL Status Flag


If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write does not occur).

## 24.6.9 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN bit of the SSPCON2 register. At the end of a receive/transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit of the SSPSTAT register is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 24-31).


## 24.6.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).



#### FIGURE 24-30: ACKNOWLEDGE SEQUENCE WAVEFORM





## 24.6.10 SLEEP OPERATION

While in Sleep mode, the I<sup>2</sup>C slave module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

## 24.6.11 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

## 24.6.12 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the  $I^2C$  bus may be taken when the P bit of the SSPSTAT register is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by hardware with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A Start Condition
- A Repeated Start Condition
- An Acknowledge Condition

### 24.6.13 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin is '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF, and reset the I<sup>2</sup>C port to its Idle state (Figure 24-32).


If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the  $I^2C$  bus is free, the user can resume communication by asserting a Start condition.

If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I<sup>2</sup>C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the  $I^2C$  bus can be taken when the P bit is set in the SSPSTAT register, or the bus is Idle and the S and P bits are cleared.



#### FIGURE 24-32: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE

#### 24.6.13.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 24-33).
- b) SCL is sampled low before SDA is asserted low (Figure 24-34).

During a Start condition, both the SDA and the SCL pins are monitored.


If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- the Start condition is aborted,
- the BCLIF flag is set and
- the MSSP module is reset to its Idle state (Figure 24-33).


The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded and counts down. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.


If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 24-35). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to zero; if the SCL pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion. Repeated Start or Stop conditions.









#### FIGURE 24-35: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION

## 24.6.13.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:


- a) A low level is sampled on SDA when SCL goes from a low level to a high level.
- SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user releases SDA and the pin is allowed to float high, the BRG is loaded with SSPADD and counts down to zero. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled. If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 24-36). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.


If SCL goes from high-to-low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition, see Figure 24-37.

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.

FIGURE 24-36: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)








#### 24.6.13.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:


- a) After the SDA pin has been deasserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is deasserted, SCL is sampled low before SDA goes high.

The Stop condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPADD and counts down to zero. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 24-38). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 24-39).

## FIGURE 24-38: BUS COLLISION DURING A STOP CONDITION (CASE 1)



## FIGURE 24-39: BUS COLLISION DURING A STOP CONDITION (CASE 2)



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	82
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	83
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	_	CCP2IE	84
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	86
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	_	CCP2IF	87
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	125
SSPADD				ADD<	:7:0>				272
SSPBUF	MSSP Rece	ive Buffer/Tra	nsmit Registe	r					223*
SSPCON1	WCOL	SSPOV	SSPEN	CKP		SSPM	<3:0>		268
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	270
SSPCON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	271
SSPMSK		MSK<7:0>							272
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	267

## TABLE 24-3: SUMMARY OF REGISTERS ASSOCIATED WITH I<sup>2</sup>C™ OPERATION

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by the MSSP module in  $I^2C^{\text{TM}}$  mode.

Page provides register information.

## 24.7 Baud Rate Generator

The MSSP module has a Baud Rate Generator available for clock generation in both I<sup>2</sup>C and SPI Master modes. The Baud Rate Generator (BRG) reload value is placed in the SSPADD register (Register 24-6). When a write occurs to SSPBUF, the Baud Rate Generator will automatically begin counting down.

Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state.

An internal signal "Reload" in Figure 24-40 triggers the value from SSPADD to be loaded into the BRG counter. This occurs twice for each oscillation of the module


clock line. The logic dictating when the reload signal is asserted depends on the mode the MSSP is being operated in.

Table 24-4demonstratesclockratesbasedoninstructioncyclesandtheBRGvalueloadedintoSSPADD.

**EQUATION 24-1:** 

$$FCLOCK = \frac{FOSC}{(SSPxADD + 1)(4)}$$

## FIGURE 24-40: BAUD RATE GENERATOR BLOCK DIAGRAM



**Note:** Values of 0x00, 0x01 and 0x02 are not valid for SSPADD when used as a Baud Rate Generator for I<sup>2</sup>C. This is an implementation limitation.

#### TABLE 24-4: MSSP CLOCK RATE W/BRG

Fosc	Fcy	BRG Value	FCLOCK (2 Rollovers of BRG)
32 MHz	8 MHz	13h	400 kHz <sup>(1)</sup>
32 MHz	8 MHz	19h	308 kHz
32 MHz	8 MHz	4Fh	100 kHz
16 MHz	4 MHz	09h	400 kHz <sup>(1)</sup>
16 MHz	4 MHz	0Ch	308 kHz
16 MHz	4 MHz	27h	100 kHz
4 MHz	1 MHz	09h	100 kHz

**Note 1:** The I<sup>2</sup>C interface does not conform to the 400 kHz I<sup>2</sup>C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

### REGISTER 24-1: SSPSTAT: SSP STATUS REGISTER

R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0			
SMP	CKE	D/A	Р	S	R/W	UA	BF			
bit 7		1			L		bit C			
Legend:										
R = Readable b	it	W = Writable b	it	U = Unimplem	ented bit, read as	'0'				
u = Bit is uncha	nged	x = Bit is unkno	own	-n/n = Value at	POR and BOR/V	alue at all other I	Resets			
'1' = Bit is set		'0' = Bit is clear	red							
bit 7		Input Sample bi	t							
	SPI Master mod	<u>de:</u> ampled at end c	of data output ti	mo						
		ampled at middl								
	SPI Slave mode									
		leared when SP	l is used in Slav	ve mode						
	In $I^2C$ Master of		for standard an	and made (100 k						
		control enabled f	•	eed mode (100 k mode (400 kHz)						
bit 6		K Edge Select bi	<b>e</b> .	. ,						
	In SPI Master o	-		.,,						
	1 = Transmit oc	curs on transitio		o Idle clock state						
	_		n from Idle to a	active clock state						
	In I <sup>2</sup> C <sup>™</sup> mode only: 1 = Enable input logic so that thresholds are compliant with SMBus specification									
		Bus specific inp			bus specification					
bit 5		ess bit (I <sup>2</sup> C mod								
				smitted was data	I					
		at the last byte r	eceived or tran	smitted was add	ress					
bit 4	P: Stop bit									
		<sup>2</sup> C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.) = Indicates that a Stop bit has been detected last (this bit is '0' on Reset)								
		at a Stop bit has s not detected la		l last (this bit is "C	on Reset)					
bit 3	S: Start bit									
	(I <sup>2</sup> C mode only.	This bit is clear	ed when the M	SSP module is di	sabled, SSPEN is	cleared.)				
				l last (this bit is '0		,				
	_	s not detected la								
bit 2		te bit information								
		e R/W bit inform t bit, Stop bit, or		the last address r	natch. This bit is o	nly valid from the	address match			
	In I <sup>2</sup> C Slave mo									
	1 = Read									
	0 = Write In I <sup>2</sup> C Master m									
	1 = Transmit is									
		s not in progress	;							
	-		-		will indicate if the I	MSSP is in Idle n	node.			
bit 1	UA: Update Address bit (10-bit I <sup>2</sup> C mode only)									
		<ul> <li>1 = Indicates that the user needs to update the address in the SSPADD register</li> <li>0 = Address does not need to be updated</li> </ul>								
bit 0	BF: Buffer Full		e upualeu							
	Receive (SPI a									
		mplete, SSPBUF	<sup>=</sup> is full							
		t complete, SSP	BUF is empty							
	Transmit (I <sup>2</sup> C m	ando only):								
				the ACK and O	op bits), SSPBUF	in full				

## REGISTER 24-2: SSPCON1: SSP CONTROL REGISTER 1

R/C/HS-0/0	R/C/HS-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
WCOL	SSPOV	SSPEN	CKP		SSPN	/<3:0>	
bit 7							bit
Legend:							
R = Readable b		W = Writable bi		•	nted bit, read as		<b>.</b> .
u = Bit is unchar	nged	x = Bit is unkno				/alue at all other F	
'1' = Bit is set		'0' = Bit is clear	ed	HS = Bit is set I	by hardware	C = User cleare	d
bit 7	Master mode: 1 = A write to a started 0 = No collision	-		pted while the I <sup>2</sup> C	conditions were	not valid for a tra	nsmission to b
	0 = No collisio	on		ll transmitting the p	revious word (mu	st be cleared in sof	tware)
bit 6	$\frac{\text{In SPI mode:}}{1 = \text{A new byte}}$ $\frac{1 = \text{A new byte}}{\text{SSPSR is}}$ $\frac{1}{\text{ion} (\text{and tr})}$ $\frac{1 = \text{No overflo}}{1 = \text{A byte is for }}$	lost. Overflow can mitting data, to av ransmission) is ini w received while th node (must be cl	e the SSPBUF r n only occur in s oid setting over titated by writing ne SSPBUF re	egister is still holdir Slave mode. In Sla flow. In Master mo g to the SSPBUF re gister is still holdin are).	ve mode, the use de, the overflow b egister (must be o	er must read the S bit is not set since of cleared in software	SPBUF, even if each new rece <sub>l</sub> ).
bit 5	In both modes, In SPI mode: 1 = Enables se 0 = Disables se In I <sup>2</sup> C mode: 1 = Enables th	erial port and cont serial port and co e serial port and c	hese pins mus figures SCK, SI nfigures these configures the S	t be properly conf DO, SDI and SS as pins as I/O port p DA and SCL pins a pins as I/O port p	the source of the ins as the source of t	e serial port pins <sup>(2)</sup>	
bit 4	0 = Idle state for $\frac{\ln l^2C}{SCL}$ so $\frac{1}{1}$ = Enable close	or clock is a high or clock is a low l o <u>ode:</u> ontrol ck k low (clock streto <u>node:</u>	evel	nsure data setup t	ime.)		

#### REGISTER 24-2: SSPCON1: SSP CONTROL REGISTER 1 (CONTINUED)

- bit 3-0 SS
- SSPM<3:0>: Synchronous Serial Port Mode Select bits
  - 1111 =  $I^2C$  Slave mode, 10-bit address with Start and Stop bit interrupts enabled
  - 1110 =  $I^2C$  Slave mode, 7-bit address with Start and Stop bit interrupts enabled
  - 1101 = Reserved
  - 1100 = Reserved
  - 1011 = I<sup>2</sup>C firmware controlled Master mode (slave idle)
  - 1010 = SPI Master mode, clock = Fosc/(4 \* (SSPADD+1))<sup>(5)</sup>
  - 1001 = Reserved
  - 1000 =  $I^2C$  Master mode, clock = Fosc / (4 \* (SSPADD+1))<sup>(4)</sup>
  - 0111 =  $I^2C$  Slave mode, 10-bit address
  - 0110 = I<sup>2</sup>C Slave mode, 7-bit address
  - 0101 = SPI Slave mode, clock = SCK pin, SS pin control disabled, SS can be used as I/O pin
  - 0100 = SPI Slave mode, clock = SCK pin, SS pin control enabled
  - 0011 = SPI Master mode, clock = TMR2 output/2
  - 0010 = SPI Master mode, clock = Fosc/64
  - 0001 = SPI Master mode, clock = Fosc/16
  - 0000 = SPI Master mode, clock = Fosc/4
- **Note 1:** In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register.
  - 2: When enabled, these pins must be properly configured as input or output.
  - **3:** When enabled, the SDA and SCL pins must be configured as inputs.
  - 4: SSPADD values of 0, 1 or 2 are not supported for I<sup>2</sup>C mode.
  - 5: SSPADD value of '0' is not supported. Use SSPM = 0000 instead.

## REGISTER 24-3: SSPCON2: SSP CONTROL REGISTER 2

R/W-0/0	R-0/0	R/W-0/0	R/S/HS-0/0	R/S/HS-0/0	R/S/HS-0/0	R/S/HS-0/0	R/W/HS-0/0				
GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN				
bit 7							bit C				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'					
u = Bit is unc	hanged	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets				
'1' = Bit is set	t	'0' = Bit is cle	eared	HC = Cleared	d by hardware	S = User set					
bit 7	1 = Enable in	nterrupt when a	•	.,	or 00h) is receiv	red in the SSPS	SR				
		call address di									
bit 6	1 = Acknowle	cknowledge Si edge was not r edge was recei		mode only)							
bit 5		-	ı bit (in I <sup>2</sup> C moo	de only)							
	In Receive m	i <u>ode:</u> litted when the lowledge	·	• •	le sequence at	the end of a re	ceive				
bit 4	ACKEN: Ack	ACKEN: Acknowledge Sequence Enable bit (in I <sup>2</sup> C Master mode only)									
	In Master Re	In Master Receive mode:									
	Automat	Acknowledge ically cleared b edge sequenc	y hardware.	SDA and S	CL pins, and	transmit ACF	KDT data bit				
bit 3	RCEN: Rece	ive Enable bit	(in I <sup>2</sup> C Master i	mode only)							
		Receive mode	· _	.,							
bit 2	PEN: Stop Co	ondition Enabl	e bit (in I <sup>2</sup> C Ma	ster mode only	y)						
		Release Contro	_								
	0 = Stop cond	dition Idle			atically cleared						
bit 1					ster mode only)						
		Repeated Start d Start condition		DA and SCL p	ins. Automatica	Illy cleared by h	nardware.				
bit 0	SEN: Start C	ondition Enabl	e/Stretch Enab	le bit							
	<u>In Master mo</u> 1 = Initiate St 0 = Start con	tart condition o	n SDA and SC	L pins. Autom	atically cleared	by hardware.					
				ave transmit ar	nd slave receive	e (stretch enab	led)				
Note 1: Fo	or bits ACKEN, F	RCEN, PEN, R	SEN, SEN: If ti	he I <sup>2</sup> C module	is not in the IdI	e mode, this bi	t may not be				

**Note 1:** For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I<sup>2</sup>C module is not in the Idle mode, this bit may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).

R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN
bit 7			·				bit
Legend: R = Readable	, hit	\\/ = \\/ritabla	hit		monted bit read		
u = Bit is uncl		W = Writable x = Bit is unk		•	mented bit, reac at POR and BO		thar Dooota
	0				al POR and BO	R/value at all C	liner Resels
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7	ACKTIM: Ac	knowledge Tim	e Status bit (l <sup>2</sup>	<sup>2</sup> C mode only)	3)		
					e, set on 8 <sup>⊺H</sup> fal	ling edge of SC	CL clock
					g edge of SCL c		
bit 6	PCIE: Stop C	Condition Interro	upt Enable bit	(I <sup>2</sup> C mode only	/)		
		nterrupt on dete ection interrupt					
bit 5	SCIE: Start C	Condition Interr	upt Enable bit	(I <sup>2</sup> C mode only	y)		
		nterrupt on dete ection interrupt			ditions		
bit 4	BOEN: Buffe	er Overwrite En	able bit				
	0 = If ne SSP	PBUF updates e ew byte is rece PCON1 register	ived with BF to is set, and the	oit of the SSP	rte is shifted in ig STAT register a ipdated		
	This bit i	<u>r and SPI Mast</u> is ignored.	er mode:				
	of th		nly if the BF bi	t = 0.	eceived addres	s/data byte, ign	oring the sta
bit 3	SDAHT: SDA	A Hold Time Se	lection bit (I <sup>2</sup> C	mode only)			
		n of 300 ns hold n of 100 ns hold					
bit 2	SBCDE: Sla	ve Mode Bus C	ollision Detect	t Enable bit (I <sup>2</sup>	C Slave mode o	only)	
		g edge of SCL, 2 register is se			e module is outp	outting a high st	ate, the BCL
	1 = Enable s	lave bus collision inter	on interrupts				
bit 1		ess Hold Enabl	-				
	1 = Followin SSPCO		ning received a be held low.	ddress byte; C	CKP bit of th		
bit 0		Hold Enable b		ode only)			
	of the S	g the 8th falling SPCON1 regist ding is disablec	er and SCL is		data byte; slave	hardware clea	rs the CKP b
	r daisy-chained	I SPI operation;	allows the use		but the last rece ues to write the		

#### REGISTER 24-4: SSPCON3: SSP CONTROL REGISTER 3

- 2: This bit has no effect in Slave modes that Start and Stop condition detection is explicitly listed as enabled.
- 3: The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is set.

### REGISTER 24-5: SSPMSK: SSP MASK REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
			MSH	<<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit				U = Unimpler	nented bit, reac	l as '0'	
u = Bit is unchanged x = Bit is unknown				-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set '0' = Bit is cleared							
bit 7-1	MSK<7:1>:						
		eived address b eived address b					tch
bit 0	MSK<0>: M	ask bit for I <sup>2</sup> C S	lave mode, 1	0-bit Address			
	I <sup>2</sup> C Slave me	ode, 10-bit addr	ess (SSPM<3	3:0> = 0111 or	1111 <b>):</b>		
		eived address b					tch
	-	eived address b			address match		
	I <sup>2</sup> C Slave m	ode, 7-bit addre	ss, the bit is i	gnored			

## REGISTER 24-6: SSPADD: MSSP ADDRESS AND BAUD RATE REGISTER (I<sup>2</sup>C MODE)

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			ADD	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkn	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets

#### Master mode:

1' = Bit is set

bit 7-0 ADD<7:0>: Baud Rate Clock Divider bits SCL pin clock period = ((ADD<7:0> + 1) \*4)/Fosc

#### <u>10-Bit Slave mode — Most Significant Address Byte:</u>

- bit 7-3 **Not used:** Unused for Most Significant Address Byte. Bit state of this register is a "don't care". Bit pattern sent by master is fixed by I<sup>2</sup>C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 ADD<2:1>: Two Most Significant bits of 10-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

'0' = Bit is cleared

#### <u>10-Bit Slave mode — Least Significant Address Byte:</u>

bit 7-0 ADD<7:0>: Eight Least Significant bits of 10-bit address

#### 7-Bit Slave mode:

bit 7-1 ADD<7:1>: 7-bit address
---------------------------------

bit 0 Not used: Unused in this mode. Bit state is a "don't care".

NOTES:

## 25.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.

The EUSART module includes the following capabilities:


- · Full-duplex asynchronous transmit and receive
- Two-character input buffer
- One-character output buffer
- Programmable 8-bit or 9-bit character length
- · Address detection in 9-bit mode
- · Input buffer overrun error detection
- Received character framing error detection
- Half-duplex synchronous master
- · Half-duplex synchronous slave
- Programmable clock polarity in synchronous modes
- Sleep operation

The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:


- · Automatic detection and calibration of the baud rate
- Wake-up on Break reception
- 13-bit Break character transmit

Block diagrams of the EUSART transmitter and receiver are shown in Figure 25-1 and Figure 25-2.

#### FIGURE 25-1: EUSART TRANSMIT BLOCK DIAGRAM



## FIGURE 25-2: EUSART RECEIVE BLOCK DIAGRAM



The operation of the EUSART module is controlled through three registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCON)

These registers are detailed in Register 25-1, Register 25-2 and Register 25-3, respectively.

When the receiver or transmitter section is not enabled then the corresponding RX or TX pin may be used for general purpose input and output.

## 25.1 EUSART Asynchronous Mode

The EUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VOH mark state which represents a '1' data bit, and a VOL space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is eight bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit/16-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 25-5 for examples of baud rate configurations.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

#### 25.1.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 25-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXREG register.

#### 25.1.1.1 Enabling the Transmitter

The EUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TXSTA register enables the transmitter circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART and automatically configures the TX/CK I/O pin as an output. If the TX/CK pin is shared with an analog peripheral, the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

**Note 1:** The TXIF Transmitter Interrupt flag is set when the TXEN enable bit is set.

#### 25.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXREG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXREG until the Stop bit of the previous character has been transmitted. The pending character in the TXREG is then transferred to the TSR in one TCY immediately following the Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXREG.

#### 25.1.1.3 Transmit Data Polarity

The polarity of the transmit data can be controlled with the SCKP bit of the BAUDCON register. The default state of this bit is '0' which selects high true transmit idle and data bits. Setting the SCKP bit to '1' will invert the transmit data resulting in low true idle and data bits. The SCKP bit controls transmit data polarity in Asynchronous mode only. In Synchronous mode, the SCKP bit has a different function. See Section 25.5.1.2 "Clock Polarity".

#### 25.1.1.4 Transmit Interrupt Flag

The TXIF interrupt flag bit of the PIR1 register is set whenever the EUSART transmitter is enabled and no character is being held for transmission in the TXREG. In other words, the TXIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TXREG. The TXIF flag bit is not cleared immediately upon writing TXREG. TXIF becomes valid in the second instruction cycle following the write execution. Polling TXIF immediately following the TXREG write will return invalid results. The TXIF bit is read-only, it cannot be set or cleared by software.

The TXIF interrupt can be enabled by setting the TXIE interrupt enable bit of the PIE1 register. However, the TXIF flag bit will be set whenever the TXREG is empty, regardless of the state of TXIE enable bit.

To use interrupts when transmitting data, set the TXIE bit only when there is more data to send. Clear the TXIE interrupt enable bit upon writing the last character of the transmission to the TXREG.

## 25.1.1.5 TSR Status

The TRMT bit of the TXSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.


Note:	The TSR register is not mapped in data
	memory, so it is not available to the user.

## 25.1.1.6 Transmitting 9-Bit Characters

The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXSTA register is set, the EUSART will shift nine bits out for each character transmitted. The TX9D bit of the TXSTA register is the ninth, and Most Significant, data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the eight Least Significant bits into the TXREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXREG is written.


A special 9-bit Address mode is available for use with multiple receivers. See **Section 25.1.2.7** "Address **Detection**" for more information on the address mode.

- 25.1.1.7 Asynchronous Transmission Set-up:
- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 25.4 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the eight Least Significant data bits are an address when the receiver is set for address detection.
- 4. Set SCKP bit if inverted transmit is desired.
- 5. Enable the transmission by setting the TXEN control bit. This will cause the TXIF interrupt bit to be set.
- If interrupts are desired, set the TXIE interrupt enable bit of the PIE1 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- 8. Load 8-bit data into the TXREG register. This will start the transmission.



#### FIGURE 25-3: ASYNCHRONOUS TRANSMISSION





#### TABLE 25-1: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	287
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	82
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	83
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	86
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	286
SPBRGL				BRG	<7:0>				288*
SPBRGH				BRG<	:15:8>				288*
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	125
TXREG	EUSART T	EUSART Transmit Data Register							
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	285

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for asynchronous transmission.

\* Page provides register information.

#### 25.1.2 EUSART ASYNCHRONOUS RECEIVER

The Asynchronous mode is typically used in RS-232 systems. The receiver block diagram is shown in Figure 25-2. The data is received on the RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at 16 times the baud rate, whereas the serial Receive Shift Register (RSR) operates at the bit rate. When all eight or nine bits of the character have been shifted in, they are immediately transferred to a two character First-In-First-Out (FIFO) memory. The FIFO buffering allows reception of two complete characters and the start of a third character before software must start servicing the EUSART receiver. The FIFO and RSR registers are not directly accessible by software. Access to the received data is via the RCREG register.

#### 25.1.2.1 Enabling the Receiver

The EUSART receiver is enabled for asynchronous operation by configuring the following three control bits:

- CREN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the CREN bit of the RCSTA register enables the receiver circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART. The programmer must set the corresponding TRIS bit to configure the RX/DT I/O pin as an input.

Note 1: If the RX/DT function is on an analog pin, the corresponding ANSEL bit must be cleared for the receiver to function.

## 25.1.2.2 Receiving Data

The receiver data recovery circuit initiates character reception on the falling edge of the first bit. The first bit, also known as the Start bit, is always a zero. The data recovery circuit counts one-half bit time to the center of the Start bit and verifies that the bit is still a zero. If it is not a zero then the data recovery circuit aborts character reception, without generating an error, and resumes looking for the falling edge of the Start bit. If the Start bit zero verification succeeds then the data recovery circuit counts a full bit time to the center of the next bit. The bit is then sampled by a majority detect circuit and the resulting '0' or '1' is shifted into the RSR. This repeats until all data bits have been sampled and shifted into the RSR. One final bit time is measured and the level sampled. This is the Stop bit, which is always a '1'. If the data recovery circuit samples a '0' in the Stop bit position then a framing error is set for this character, otherwise the framing error is cleared for this character. See Section 25.1.2.4 "Receive Framing Error" for more information on framing errors.

Immediately after all data bits and the Stop bit have been received, the character in the RSR is transferred to the EUSART receive FIFO and the RCIF interrupt flag bit of the PIR1 register is set. The top character in the FIFO is transferred out of the FIFO by reading the RCREG register.

Note:	If the receive FIFO is overrun, no additional characters will be received until the overrun									
	condition is cleared. See Section 25.1.2.5									
	"Receive Overrun Error" for more									
	information on overrun errors.									

## 25.1.2.3 Receive Interrupts

The RCIF interrupt flag bit of the PIR1 register is set whenever the EUSART receiver is enabled and there is an unread character in the receive FIFO. The RCIF interrupt flag bit is read-only, it cannot be set or cleared by software.

RCIF interrupts are enabled by setting all of the following bits:

- RCIE, Interrupt Enable bit of the PIE1 register
- PEIE, Peripheral Interrupt Enable bit of the INTCON register
- GIE, Global Interrupt Enable bit of the INTCON register

The RCIF interrupt flag bit will be set when there is an unread character in the FIFO, regardless of the state of interrupt enable bits.

## 25.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCSTA register which resets the EUSART. Clearing the CREN bit of the RCSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

Note:	If all receive characters in the receive									
	FIFO have framing errors, repeated reads									
	of the RCREG will not clear the FERR bit.									

#### 25.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCSTA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCSTA register or by resetting the EUSART by clearing the SPEN bit of the RCSTA register.

#### 25.1.2.6 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

#### 25.1.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCSTA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCIF interrupt bit. All other characters will be ignored.


Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

- 25.1.2.8 Asynchronous Reception Set-up:
- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 25.4 "EUSART Baud Rate Generator (BRG)").
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- 4. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit reception is desired, set the RX9 bit.
- 6. Enable reception by setting the CREN bit.
- 7. The RCIF interrupt flag bit will be set when a character is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 8. Read the RCSTA register to get the error flags and, if 9-bit data reception is enabled, the ninth data bit.
- 9. Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register.
- 10. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.

#### 25.1.2.9 9-bit Address Detection Mode Set-up

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 25.4 "EUSART Baud Rate Generator (BRG)").
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- 3. Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. Enable 9-bit reception by setting the RX9 bit.
- 6. Enable address detection by setting the ADDEN bit.
- 7. Enable reception by setting the CREN bit.
- The RCIF interrupt flag bit will be set when a character with the ninth bit set is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 9. Read the RCSTA register to get the error flags. The ninth data bit will always be set.
- 10. Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register. Software determines if this is the device's address.
- 11. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.
- 12. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and generate interrupts.



## FIGURE 25-5: ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	287
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	82
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	83
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	86
RCREG	EUSART Receive Data Register								280*
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	286
SPBRGL	BRG<7:0>								288*
SPBRGH	BRG<15:8>								288*
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	125
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	285

## TABLE 25-2: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for asynchronous reception.

\* Page provides register information.

## 25.2 Clock Accuracy with Asynchronous Operation

The factory calibrates the internal oscillator block output (INTOSC). However, the INTOSC frequency may drift as VDD or temperature changes, and this directly affects the asynchronous baud rate. Two methods may be used to adjust the baud rate clock, but both require a reference clock source of some kind.

The first (preferred) method uses the OSCTUNE register to adjust the INTOSC output. Adjusting the value in the OSCTUNE register allows for fine resolution changes to the system clock source. See Section 5.2.2 "Internal Clock Sources" for more information.

The other method adjusts the value in the Baud Rate Generator. This can be done automatically with the Auto-Baud Detect feature (see Section 25.4.1 "Auto-Baud Detect"). There may not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

## 25.3 Register Definitions: EUSART Control

R/W-/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-1/1	R/W-0/0			
CSRC	TX9	TXEN <sup>(1)</sup>	SYNC	SENDB	BRGH	TRMT	TX9D			
bit 7							bit (			
Lovendi										
<b>Legend:</b> R = Readabl	e hit	W = Writable	hit	II = I Inimplen	nented bit, read	as '0'				
u = Bit is und		x = Bit is unki		•	at POR and BOR		other Resets			
1' = Bit is se	•	'0' = Bit is cle								
	•									
bit 7	CSRC: Clock	Source Select	bit							
	<u>Asynchronou</u>	<u>is mode</u> :								
	Don't care	_								
	Synchronous									
		mode (clock ge iode (clock fron			)					
bit 6		ansmit Enable I		,						
2.1. 0	1 = Selects 9-bit transmission									
	0 = Selects	8-bit transmiss	ion							
bit 5	TXEN: Transmit Enable bit <sup>(1)</sup>									
	1 = Transmit enabled									
	0 = Transmit									
bit 4	SYNC: EUSART Mode Select bit 1 = Synchronous mode									
	1 = Synchro0 = Asynchro									
bit 3	SENDB: Send Break Character bit									
	Asynchronous mode:									
	1 = Send Sync Break on next transmission (cleared by hardware upon completion)									
	<ul> <li>Sync Break transmission completed</li> <li>Synchronous mode:</li> </ul>									
	<u>Synchronous</u> Don't care	<u>mode</u> :								
bit 2		Baud Rate Sel	ect hit							
	Asynchronou		eerbit							
	1 = High speed									
	0 = Low speed									
	Synchronous mode:									
	Unused in thi		_							
bit 1		mit Shift Regist	ter Status bit							
	1 = TSR empty 0 = TSR full									
bit 0	TX9D: Ninth		- /							
		nit of Iranemit	Data							

## REGISTER 25-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

Note 1: SREN/CREN overrides TXEN in Sync mode.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-x/x						
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D						
bit 7							bit 0						
Legend:	. 1. 11		1.11										
R = Readable		W = Writable		•	mented bit, read		11						
u = Bit is unc	•	x = Bit is unki		-n/n = value a	at POR and BO	R/Value at all o	other Resets						
'1' = Bit is set		'0' = Bit is cle	ared										
bit 7	SPEN: Seria	al Port Enable bi	t										
		ort enabled (cor		Г and TX/CK p	ins as serial po	rt pins)							
		ort disabled (he			·	. ,							
bit 6	<b>RX9:</b> 9-bit R	eceive Enable b	bit										
		9-bit reception 8-bit reception											
bit 5		•	ole bit										
	-	SREN: Single Receive Enable bit Asynchronous mode:											
	Don't care												
	Synchronous mode – Master:												
	1 = Enables single receive												
	0 = Disables single receive												
	This bit is cleared after reception is complete. Synchronous mode – Slave												
	Don't care												
bit 4	CREN: Cont	inuous Receive	Enable bit										
	Asynchronous mode:												
	1 = Enables receiver												
	0 = Disables receiver												
	Synchronous mode:												
	<ul> <li>1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)</li> <li>0 = Disables continuous receive</li> </ul>												
bit 3	ADDEN: Address Detect Enable bit												
	Asynchronous mode 9-bit (RX9 = 1):												
	1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set												
	0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit												
	Asynchronous mode 8-bit (RX9 = $0$ ):												
<b>h</b> :+ 0	Don't care												
bit 2	FERR: Framing Error bit												
	<ul> <li>1 = Framing error (can be updated by reading RCREG register and receive next valid byte)</li> <li>0 = No framing error</li> </ul>												
bit 1	OERR: Overrun Error bit												
	1 = Overrun 0 = No over	n error (can be c	leared by clea	ring bit CREN)	)								
bit 0	RX9D: Ninth	bit of Received	Data										

## REGISTER 25-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER<sup>(1)</sup>

R-0/0	R-1/1	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0				
ABDOVF	RCIDL		SCKP	BRG16	—	WUE	ABDEN				
bit 7		-					bit 0				
Legend:											
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'					
u = Bit is unch	anged	x = Bit is unk	nown	-n/n = Value	at POR and BC	R/Value at all o	ther Resets				
'1' = Bit is set		'0' = Bit is cle	ared								
bit 7		uto-Baud Deteo	t Overflow bit								
	Asynchronou	<u>is mode</u> : id timer overflo <sup>;</sup>	wed								
		id timer did not									
	Synchronous										
	Don't care										
bit 6	RCIDL: Rece	eive Idle Flag bi	it								
	Asynchronous mode:										
	1 = Receiver is Idle										
	<ul> <li>O = Start bit has been received and the receiver is receiving Synchronous mode:</li> </ul>										
	Don't care	<u>, modo</u> .									
bit 5	Unimplemer	nted: Read as '	0'								
bit 4	SCKP: Synchronous Clock Polarity Select bit										
	Asynchronous mode:										
	<ul> <li>1 = Transmit inverted data to the TX/CK pin</li> <li>0 = Transmit non-inverted data to the TX/CK pin</li> </ul>										
	Synchronous mode:										
	<ul> <li>1 = Data is clocked on rising edge of the clock</li> <li>0 = Data is clocked on falling edge of the clock</li> </ul>										
bit 3	BRG16: 16-b	oit Baud Rate G	Generator bit								
		aud Rate Generaud Rate Genera									
bit 2	Unimplemer	nted: Read as '	0'								
bit 1	WUE: Wake-	up Enable bit									
	Asynchronous mode:										
	1 = Receiver is waiting for a falling edge. No character will be received, byte RCIF will be set. WUE will automatically clear after RCIF is set.										
	0 = Receiver is operating normally										
	Synchronous mode:										
<b>h</b> # 0	Don't care	e Deud Deterit	Enchla -:+								
bit 0	ABDEN: Auto-Baud Detect Enable bit										
	Asynchronou		a is anablad (	cleare when a	ito-baud is com	nlete)					
		ud Detect mode		Jiedi S WIIEII al	ito-baud is com	piele)					
	Synchronous										
	Don't care										

## REGISTER 25-3: BAUDCON: BAUD RATE CONTROL REGISTER

## 25.4 EUSART Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit or 16-bit timer that is dedicated to the support of both the asynchronous and synchronous EUSART operation. By default, the BRG operates in 8-bit mode. Setting the BRG16 bit of the BAUDCON register selects 16-bit mode.

The SPBRGH, SPBRGL register pair determines the period of the free running baud rate timer. In Asynchronous mode the multiplier of the baud rate period is determined by both the BRGH bit of the TXSTA register and the BRG16 bit of the BAUDCON register. In Synchronous mode, the BRGH bit is ignored.

Table 25-3 contains the formulas for determining the baud rate. Example 25-1 provides a sample calculation for determining the baud rate and baud rate error.

Typical baud rates and error values for various asynchronous modes have been computed for your convenience and are shown in Table 25-3. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG (BRG16 = 1) to reduce the baud rate error. The 16-bit BRG mode is used to achieve slow baud rates for fast oscillator frequencies.

Writing a new value to the SPBRGH, SPBRGL register pair causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

If the system clock is changed during an active receive operation, a receive error or data loss may result. To avoid this problem, check the status of the RCIDL bit to make sure that the receive operation is Idle before changing the system clock.

## EXAMPLE 25-1: CALCULATING BAUD RATE ERROR

For a device with Fosc of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG: Desired Baud Rate =  $\frac{1050}{64([SPBRGH:SPBRG] + 1)}$ FOSC Solving for SPBRGH:SPBRGL: FOSC  $X = \overline{Desired Baud Rate} - 1$ 16000000  $\frac{9600}{9600} - 1$ = [25.042] = 25Calculated Baud Rate =  $\frac{16000000}{64(25+1)}$ = 9615Error = Calc. Baud Rate – Desired Baud Rate Desired Baud Rate  $= \frac{(9615 - 9600)}{0.16\%} = 0.16\%$ 9600

#### TABLE 25-3: BAUD RATE FORMULAS

C	Configuration Bi	ts		Roud Data Formula
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Rate Formula
0	0	0	8-bit/Asynchronous	Fosc/[64 (n+1)]
0	0	1	8-bit/Asynchronous	
0	1	0	16-bit/Asynchronous	Fosc/[16 (n+1)]
0	1	1	16-bit/Asynchronous	
1	0	х	8-bit/Synchronous	Fosc/[4 (n+1)]
1	1	х	16-bit/Synchronous	

**Legend:** x = Don't care, n = value of SPBRGH, SPBRGL register pair

#### TABLE 25-4: SUMMARY OF REGISTERS ASSOCIATED WITH THE BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	_	WUE	ABDEN	287
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	286
SPBRGL				BRG	<7:0>				288*
SPBRGH				BRG<	:15:8>				288*
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	285

Legend: — = unimplemented, read as '0'. Shaded cells are not used for the Baud Rate Generator.

					SYNC	<b>; =</b> 0, <b>BRG</b>	I = 0, BRC	<b>616 =</b> 0				
BAUD	Foso	: = 32.00	0 MHz	Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	_		_			_			_			
1200	—	_	_	1221	1.73	255	1200	0.00	239	1200	0.00	143
2400	2404	0.16	207	2404	0.16	129	2400	0.00	119	2400	0.00	71
9600	9615	0.16	51	9470	-1.36	32	9600	0.00	29	9600	0.00	17
10417	10417	0.00	47	10417	0.00	29	10286	-1.26	27	10165	-2.42	16
19.2k	19.23k	0.16	25	19.53k	1.73	15	19.20k	0.00	14	19.20k	0.00	8
57.6k	55.55k	-3.55	3	—	_	_	57.60k	0.00	7	57.60k	0.00	2
115.2k	—	_	_	—		_	—	_	_	—	_	_

#### TABLE 25-5: BAUD RATES FOR ASYNCHRONOUS MODES

		SYNC = 0, BRGH = 0, BRG16 = 0										
BAUD	Fos	c = 8.000	) MHz	Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	_	_	_	300	0.16	207	300	0.00	191	300	0.16	51
1200	1202	0.16	103	1202	0.16	51	1200	0.00	47	1202	0.16	12
2400	2404	0.16	51	2404	0.16	25	2400	0.00	23	—	_	—
9600	9615	0.16	12	_	_	_	9600	0.00	5	—	_	—
10417	10417	0.00	11	10417	0.00	5	_	_	_	—	_	_
19.2k	_	_	_	_	_	_	19.20k	0.00	2	_	_	_
57.6k	—	_	_	—	_	—	57.60k	0.00	0	—	_	_
115.2k		_	—	—	_	—	—	_	_	—	_	_

		SYNC = 0, BRGH = 1, BRG16 = 0										
BAUD	Foso	; = 32.00	0 MHz	Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	—	—	—			—	—	—	—			
1200	—	—	—	—		—	—	—	—	—	—	—
2400	_	_	_	_	_	_	_	_	_	_	_	_
9600	9615	0.16	207	9615	0.16	129	9600	0.00	119	9600	0.00	71
10417	10417	0.00	191	10417	0.00	119	10378	-0.37	110	10473	0.53	65
19.2k	19.23k	0.16	103	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35
57.6k	57.14k	-0.79	34	56.82k	-1.36	21	57.60k	0.00	19	57.60k	0.00	11
115.2k	117.64k	2.12	16	113.64k	-1.36	10	115.2k	0.00	9	115.2k	0.00	5

		SYNC = 0, BRGH = 1, BRG16 = 0										
BAUD	Fos	c = 8.000	) MHz	Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	—	_	—				_	_	_	300	0.16	207
1200	—	—	—	1202	0.16	207	1200	0.00	191	1202	0.16	51
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	—	_	_
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5
19.2k	19231	0.16	25	19.23k	0.16	12	19.2k	0.00	11	_	_	_
57.6k	55556	-3.55	8	—	_	_	57.60k	0.00	3	—	_	_
115.2k	—		—	_	_	—	115.2k	0.00	1	_		—

## TABLE 25-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

		SYNC = 0, BRGH = 0, BRG16 = 1										
BAUD	Foso	: = 32.00	0 MHz	Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	6666	300.0	-0.01	4166	300.0	0.00	3839	300.0	0.00	2303
1200	1200	-0.02	3332	1200	-0.03	1041	1200	0.00	959	1200	0.00	575
2400	2401	-0.04	832	2399	-0.03	520	2400	0.00	479	2400	0.00	287
9600	9615	0.16	207	9615	0.16	129	9600	0.00	119	9600	0.00	71
10417	10417	0.00	191	10417	0.00	119	10378	-0.37	110	10473	0.53	65
19.2k	19.23k	0.16	103	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35
57.6k	57.14k	-0.79	34	56.818	-1.36	21	57.60k	0.00	19	57.60k	0.00	11
115.2k	117.6k	2.12	16	113.636	-1.36	10	115.2k	0.00	9	115.2k	0.00	5

		SYNC = 0, BRGH = 0, BRG16 = 1											
BAUD	Fos	c = 8.000	) MHz	Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fos	Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	299.9	-0.02	1666	300.1	0.04	832	300.0	0.00	767	300.5	0.16	207	
1200	1199	-0.08	416	1202	0.16	207	1200	0.00	191	1202	0.16	51	
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25	
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	—	_	_	
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5	
19.2k	19.23k	0.16	25	19.23k	0.16	12	19.20k	0.00	11	_	_	_	
57.6k	55556	-3.55	8	—	—	_	57.60k	0.00	3	—	_	_	
115.2k	—	_	_	_	_	_	115.2k	0.00	1	_	_	_	

		SYNC = 0, BRGH = 1, BRG16 = 1 or SYNC = 1, BRG16 = 1										
BAUD	Foso	= 32.00	0 MHz	Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	26666	300.0	0.00	16665	300.0	0.00	15359	300.0	0.00	9215
1200	1200	0.00	6666	1200	-0.01	4166	1200	0.00	3839	1200	0.00	2303
2400	2400	0.01	3332	2400	0.02	2082	2400	0.00	1919	2400	0.00	1151
9600	9604	0.04	832	9597	-0.03	520	9600	0.00	479	9600	0.00	287
10417	10417	0.00	767	10417	0.00	479	10425	0.08	441	10433	0.16	264
19.2k	19.18k	-0.08	416	19.23k	0.16	259	19.20k	0.00	239	19.20k	0.00	143
57.6k	57.55k	-0.08	138	57.47k	-0.22	86	57.60k	0.00	79	57.60k	0.00	47
115.2k	115.9k	0.64	68	116.3k	0.94	42	115.2k	0.00	39	115.2k	0.00	23

## TABLE 25-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

				SYNC = 0	, BRGH	= 1, BRG16	6 = 1 or SYNC = 1, BRG16 = 1						
BAUD	Fos	c = 8.000	) MHz	Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz			
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	
300	300.0	0.00	6666	300.0	0.01	3332	300.0	0.00	3071	300.1	0.04	832	
1200	1200	-0.02	1666	1200	0.04	832	1200	0.00	767	1202	0.16	207	
2400	2401	0.04	832	2398	0.08	416	2400	0.00	383	2404	0.16	103	
9600	9615	0.16	207	9615	0.16	103	9600	0.00	95	9615	0.16	25	
10417	10417	0	191	10417	0.00	95	10473	0.53	87	10417	0.00	23	
19.2k	19.23k	0.16	103	19.23k	0.16	51	19.20k	0.00	47	19.23k	0.16	12	
57.6k	57.14k	-0.79	34	58.82k	2.12	16	57.60k	0.00	15	—	_	_	
115.2k	117.6k	2.12	16	111.1k	-3.55	8	115.2k	0.00	7	—	—	—	

#### 25.4.1 AUTO-BAUD DETECT

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUDCON register starts the auto-baud calibration sequence (Figure 25-6). While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPBRG begins counting up using the BRG counter clock as shown in Table 25-6. The fifth rising edge will occur on the RX pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPBRGH, SPBRGL register pair, the ABDEN bit is automatically cleared and the RCIF interrupt flag is set. The value in the RCREG needs to be read to clear the RCIF interrupt. RCREG content should be discarded. When calibrating for modes that do not use the SPBRGH register the user can verify that the SPBRGL register did not overflow by checking for 00h in the SPBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 25-6. During ABD, both the SPBRGH and SPBRGL registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPBRGH and SPBRGL registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.

Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte following the Break character (see Section 25.4.3 "Auto-Wake-up on Break").

- 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
- 3: During the auto-baud process, the auto-baud counter starts counting at 1. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPBRGH:SPBRGL register pair.

IADLE 23-0. DRG COUNTER CLOCK RATES	TABLE 25-6:	<b>BRG COUNTER CLOCK RATES</b>
-------------------------------------	-------------	--------------------------------

BRG16	BRGH	BRG Base Clock	BRG ABD Clock
0	0	Fosc/64	Fosc/512
0	1	Fosc/16	Fosc/128
1	0	Fosc/16	Fosc/128
1	1	Fosc/4	Fosc/32

**Note:** During the ABD sequence, SPBRGL and SPBRGH registers are both used as a 16-bit counter, independent of BRG16 setting.

#### FIGURE 25-6: AUTOMATIC BAUD RATE CALIBRATION

BRG Value	XXXXh	0000h						001Ch
RX pin		1 1 <del>1</del> 1 1	Start			· · · · · · · · · · · · · · · · · · ·	Edge #4 t 6 bit 7	- Edge #5 Stop bit
BRG Clock		Muuuu		mmm	MMM	mmm	ոողի	
	Set by User —	1 1						Auto Cleared
ABDEN bit		ļ						
RCIDL		, 1						
RCIF bit								, ,
(Interrupt)	1	1	1					1 7
Read RCREG		1						
RUREG		1						l
SPBRGL		I		XXh				X 1Ch
SPBRGH				XXh				00h

## 25.4.2 AUTO-BAUD OVERFLOW

During the course of automatic baud detection, the ABDOVF bit of the BAUDCON register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RX pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPBRGH:SPBRGL register pair. After the ABDOVF bit has been set, the counter continues to count until the fifth rising edge is detected on the RX pin. Upon detecting the fifth RX edge, the hardware will set the RCIF interrupt flag and clear the ABDEN bit of the BAUDCON register. The RCIF flag can be subsequently cleared by reading the RCREG register. The ABDOVF flag of the BAUDCON register can be cleared by software directly.

To terminate the auto-baud process before the RCIF flag is set, clear the ABDEN bit then clear the ABDOVF bit of the BAUDCON register. The ABDOVF bit will remain set if the ABDEN bit is not cleared first.

#### 25.4.3 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The Auto-Wake-up feature allows the controller to wake-up due to activity on the RX/DT line. This feature is available only in Asynchronous mode.

The Auto-Wake-up feature is enabled by setting the WUE bit of the BAUDCON register. Once set, the normal receive sequence on RX/DT is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 25-7), and asynchronously if the device is in Sleep mode (Figure 25-8). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared by the low-to-high transition on the RX line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

### 25.4.3.1 Special Considerations

#### Break Character

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be ten or more bit times, 13-bit times recommended for LIN bus, or any number of bit times for standard RS-232 devices.

#### Oscillator Start-up Time


Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.


#### WUE Bit

The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared in hardware by a rising edge on RX/DT. The interrupt condition is then cleared in software by reading the RCREG register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.







#### 25.4.4 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXSTA register. The Break character transmission is then initiated by a write to the TXREG. The value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXSTA register indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 25-9 for the timing of the Break character sequence.

#### 25.4.4.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

#### **FIGURE 25-9:** SEND BREAK CHARACTER SEQUENCE Write to TXREG Dummy Write **BRG** Output (Shift Clock) TX (pin) Start bit bit 0 bit 1 Stop bit Break TXIF bit (Transmit Interrupt Flag) TRMT bit (Transmit Shift Empty Flag) SENDB Sampled Here Auto Cleared SENDB (send Break control bit)

#### 25.4.5 RECEIVING A BREAK CHARACTER

The Enhanced EUSART module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RCSTA register and the Received data as indicated by RCREG. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.

A Break character has been received when;

- RCIF bit is set
- · FERR bit is set
- RCREG = 00h

The second method uses the Auto-Wake-up feature described in **Section 25.4.3** "Auto-Wake-up on **Break**". By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUDCON register before placing the EUSART in Sleep mode.

## 25.5 EUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single master and one or more slaves. The master device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Slave devices can take advantage of the master clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Slaves use the external clock supplied by the master to shift the serial data into and out of their respective receive and transmit shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that master and slave devices can receive and transmit data, but not both simultaneously. The EUSART can operate as either a master or slave device.

Start and Stop bits are not used in synchronous transmissions.

#### 25.5.1 SYNCHRONOUS MASTER MODE

The following bits are used to configure the EUSART for synchronous master operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Setting the CSRC bit of the TXSTA register configures the device as a master. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

#### 25.5.1.1 Master Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a master transmits the clock on the TX/CK line. The TX/CK pin output driver is automatically enabled when the EUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

#### 25.5.1.2 Clock Polarity

A clock polarity option is provided for Microwire compatibility. Clock polarity is selected with the SCKP bit of the BAUDCON register. Setting the SCKP bit sets the clock Idle state as high. When the SCKP bit is set, the data changes on the falling edge of each clock. Clearing the SCKP bit sets the Idle state as low. When the SCKP bit is cleared, the data changes on the rising edge of each clock.

#### 25.5.1.3 Synchronous Master Transmission

Data is transferred out of the device on the RX/DT pin. The RX/DT and TX/CK pin output drivers are automatically enabled when the EUSART is configured for synchronous master transmit operation.


A transmission is initiated by writing a character to the TXREG register. If the TSR still contains all or part of a previous character the new character data is held in the TXREG until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXREG.

Each data bit changes on the leading edge of the master clock and remains valid until the subsequent leading clock edge.


**Note:** The TSR register is not mapped in data memory, so it is not available to the user.

- 25.5.1.4 Synchronous Master Transmission Set-up:
- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 25.4 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Disable Receive mode by clearing bits SREN and CREN.
- 4. Enable Transmit mode by setting the TXEN bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- 8. Start transmission by loading data to the TXREG register.









## TABLE 25-7:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER<br/>TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	287	
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	82	
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	83	
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	86	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	286	
SPBRGL				BRG	<7:0>				288*	
SPBRGH				BRG<	:15:8>				288*	
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	125	
TXREG	EUSART Transmit Data Register								277*	
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	285	

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

#### 25.5.1.5 Synchronous Master Reception

Data is received at the RX/DT pin. The RX/DT pin output driver is automatically disabled when the EUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCSTA register) or the Continuous Receive Enable bit (CREN of the RCSTA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence.

To initiate reception, set either SREN or CREN. Data is sampled at the RX/DT pin on the trailing edge of the TX/CK clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCIF bit is set and the character is automatically transferred to the two character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCREG. The RCIF bit remains set as long as there are unread characters in the receive FIFO.

#### 25.5.1.6 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TX/CK line. The TX/CK pin output driver is automatically disabled when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

#### 25.5.1.7 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCREG is read to access the FIFO. When this happens, the OERR bit of the RCSTA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear then the error is cleared by reading RCREG. If the overrun occurred when the CREN bit is

set then the error condition is cleared by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

#### 25.5.1.8 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift 9-bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

## 25.5.1.9 Synchronous Master Reception Set-up:

- 1. Initialize the SPBRGH, SPBRGL register pair for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- 3. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 4. Ensure bits CREN and SREN are clear.
- 5. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 6. If 9-bit reception is desired, set bit RX9.
- 7. Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- 8. Interrupt flag bit RCIF will be set when reception of a character is complete. An interrupt will be generated if the enable bit RCIE was set.
- 9. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCREG register.
- 11. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

FIGURE 25-12:	SYNCHRONOUS RECEPTION (MASTER MODE, SREN)
RX/DT pin TX/CK pin (SCKP = 0)	bit 0     bit 2     bit 3     bit 4     bit 5     bit 6     bit 7
TX/CK pin	
SREN bit	<u>'0'</u>
RCIF bit (Interrupt) ———— Read RXREG ————	
	agram demonstrates Sync Master mode with bit SREN = $1$ and bit BRGH = $0$ .

## TABLE 25-8:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER<br/>RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	287
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	82
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	83
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	86
RCREG	EUSART R	eceive Dat	a Register						280*
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	286
SPBRGL				BRG	<7:0>				288*
SPBRGH	BRG<15:8>								288*
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	125
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	285

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.

#### 25.5.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the EUSART for synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Clearing the CSRC bit of the TXSTA register configures the device as a slave. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

#### 25.5.2.1 EUSART Synchronous Slave Transmit

The operation of the Synchronous Master and Slave modes are identical (see Section 25.5.1.3 "Synchronous Master Transmission"), except in the case of the Sleep mode. If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- 1. The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in TXREG register.
- 3. The TXIF bit will not be set.
- After the first character has been shifted out of TSR, the TXREG register will transfer the second character to the TSR and the TXIF bit will now be set.
- 5. If the PEIE and TXIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine.
- 25.5.2.2 Synchronous Slave Transmission Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for the CK pin (if applicable).
- 3. Clear the CREN and SREN bits.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. Enable transmission by setting the TXEN bit.
- 7. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 8. Start transmission by writing the Least Significant eight bits to the TXREG register.

## TABLE 25-9: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	287	
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	82	
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	83	
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	86	
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	286	
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	125	
TXREG	REG EUSART Transmit Data Register									
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	285	

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

#### 25.5.2.3 EUSART Synchronous Slave Reception

The operation of the Synchronous Master and Slave modes is identical (Section 25.5.1.5 "Synchronous Master Reception"), with the following exceptions:

- Sleep
- CREN bit is always set, therefore the receiver is never Idle
- · SREN bit, which is a "don't care" in Slave mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCREG register. If the RCIE enable bit is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will branch to the interrupt vector.

- 25.5.2.4 Synchronous Slave Reception Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for both the CK and DT pins (if applicable).
- 3. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 4. If 9-bit reception is desired, set the RX9 bit.
- 5. Set the CREN bit to enable reception.
- The RCIF bit will be set when reception is complete. An interrupt will be generated if the RCIE bit was set.
- 7. If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RCSTA register.
- 8. Retrieve the eight Least Significant bits from the receive FIFO by reading the RCREG register.
- 9. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	287
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	82
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	83
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	86
RCREG	EUSART F	Receive Dat	a Register						280*
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	286
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	125
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	285

## TABLE 25-10: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

## 25.6 EUSART Operation During Sleep

The EUSART will remain active during Sleep only in the Synchronous Slave mode. All other modes require the system clock and therefore cannot generate the necessary signals to run the Transmit or Receive Shift registers during Sleep.

Synchronous Slave mode uses an externally generated clock to run the Transmit and Receive Shift registers.

#### 25.6.1 SYNCHRONOUS RECEIVE DURING SLEEP

To receive during Sleep, all the following conditions must be met before entering Sleep mode:

- RCSTA and TXSTA Control registers must be configured for Synchronous Slave Reception (see Section 25.5.2.4 "Synchronous Slave Reception Set-up:").
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- The RCIF interrupt flag must be cleared by reading RCREG to unload any pending characters in the receive buffer.

Upon entering Sleep mode, the device will be ready to accept data and clocks on the RX/DT and TX/CK pins, respectively. When the data word has been completely clocked in by the external device, the RCIF interrupt flag bit of the PIR1 register will be set. Thereby, waking the processor from Sleep.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the Global Interrupt Enable (GIE) bit of the INTCON register is also set, then the Interrupt Service Routine at address 004h will be called.

#### 25.6.2 SYNCHRONOUS TRANSMIT DURING SLEEP

To transmit during Sleep, all the following conditions must be met before entering Sleep mode:

- RCSTA and TXSTA Control registers must be configured for Synchronous Slave Transmission (see Section 25.5.2.2 "Synchronous Slave Transmission Set-up:").
- The TXIF interrupt flag must be cleared by writing the output data to the TXREG, thereby filling the TSR and transmit buffer.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the PEIE bit of the INTCON register.
- Interrupt enable bits TXIE of the PIE1 register and PEIE of the INTCON register must set.


Upon entering Sleep mode, the device will be ready to accept clocks on TX/CK pin and transmit data on the RX/DT pin. When the data word in the TSR has been completely clocked out by the external device, the pending byte in the TXREG will transfer to the TSR and the TXIF flag will be set. Thereby, waking the processor from Sleep. At this point, the TXREG is available to accept another character for transmission, which will clear the TXIF flag.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the Global Interrupt Enable (GIE) bit is also set then the Interrupt Service Routine at address 0004h will be called.

## 26.0 CAPACITIVE SENSING (CPS) MODULE


The Capacitive Sensing (CPS) module allows for an interaction with an end user without a mechanical interface. In a typical application, the CPS module is attached to a pad on a Printed Circuit Board (PCB), which is electrically isolated from the end user. When the end user places their finger over the PCB pad, a capacitive load is added, causing a frequency shift in the CPS module. The CPS module requires software and at least one timer resource to determine the change in frequency. Key features of this module include:

- Analog MUX for monitoring multiple inputs
- · Capacitive sensing oscillator
- · Multiple current ranges
- Multiple voltage reference modes
- Multiple timer resources
- · Software control
- · Operation during Sleep



#### FIGURE 26-1: CAPACITIVE SENSING BLOCK DIAGRAM

#### FIGURE 26-2: CAPACITIVE SENSING OSCILLATOR BLOCK DIAGRAM



### 26.1 Analog MUX

The CPS module can monitor up to 16 inputs. The capacitive sensing inputs are defined as CPS<15:0>. To determine if a frequency change has occurred the user must:

- Select the appropriate CPS pin by setting the CPSCH<2:0> bits of the CPSCON1 register.
- Set the corresponding ANSEL bit.
- · Set the corresponding TRIS bit.
- Run the software algorithm.

Selection of the CPSx pin while the module is enabled will cause the capacitive sensing oscillator to be on the CPSx pin. Failure to set the corresponding ANSEL and TRIS bits can cause the capacitive sensing oscillator to stop, leading to false frequency readings.

### 26.2 Capacitive Sensing Oscillator

The capacitive sensing oscillator consists of a constant current source and a constant current sink, to produce a triangle waveform. The CPSOUT bit of the CPSCON0 register shows the status of the capacitive sensing oscillator, whether it is a sinking or sourcing current. The oscillator is designed to drive a capacitive load (single PCB pad) and at the same time, be a clock source to either Timer0 or Timer1. The oscillator has several different current settings as defined by CPSRNG<1:0> of the CPSCON0 register. The different current settings for the oscillator serve two purposes:

- Maximize the number of counts in a timer for a fixed time base.
- Maximize the count differential in the timer during a change in frequency.

## 26.3 Voltage Reference Modes

The capacitive sensing oscillator uses voltage references to provide two voltage thresholds for oscillation. The upper voltage threshold is referred to as Ref+ and the lower voltage threshold is referred to as Ref-.

The user can elect to use Fixed Voltage References, which are internal to the capacitive sensing oscillator, or variable voltage references, which are supplied by the Fixed Voltage Reference (FVR) module and the Digital-to-Analog Converter (DAC) module.

When the Fixed Voltage References are used, the Vss voltage determines the lower threshold level (Ref-) and the VDD voltage determines the upper threshold level (Ref+).

When the variable voltage references are used, the DAC voltage determines the lower threshold level (Ref-) and the FVR voltage determines the upper threshold level (Ref+). An advantage of using these reference sources is that oscillation frequency remains constant with changes in VDD.

Different oscillation frequencies can be obtained through the use of these variable voltage references. The more the upper voltage reference level is lowered and the more the lower voltage reference level is raised, the higher the capacitive sensing oscillator frequency becomes.

Selection between the voltage references is controlled by the CPSRM bit of the CPSCON0 register. Setting this bit selects the variable voltage references and clearing this bit selects the fixed voltage references.

Please see Section 14.0 "Fixed Voltage Reference (FVR)" and Section 17.0 "Digital-to-Analog Converter (DAC) Module" for more information on configuring the variable voltage levels.

### 26.4 Current Ranges

The capacitive sensing oscillator can operate within different current ranges, depending on the voltage reference mode and current range selections.

Within each of the two voltage reference modes, there are four current ranges. Selection between the voltage reference modes is controlled by the CPSRM bit of the CPSCON0 register. Clearing this bit selects the fixed voltage references provided by the capacitive sensing oscillator module. Setting this bit selects the variable voltage references supplied by the Fixed Voltage Reference (FVR) module and the Digital-to-Analog Converter (DAC) module. See Section Section 26.3 "Voltage Reference Modes" for more information on configuring the voltage references.

Selecting the current range within the voltage reference mode is controlled by configuring the CPSRNG<1:0> bits in the CPSCON0 register. See Table 26-1 for proper current mode selection. The Noise Detection mode is unique in that it disables the constant current source associated with the selected input pin, but leaves the rest of the oscillator circuitry and pin structure active. This eliminates the oscillation frequency on the analog pin and greatly reduces the current consumed by the oscillator module. When noise is introduced onto the pin, the oscillator is driven at the frequency determined by the noise. This produces a detectable signal at the comparator stage, indicating the presence of activity on the pin.

Figure 26-2 shows a more detailed drawing of the constant current sources and comparators associated with the oscillator and input pin.

CPSRM	Voltage Reference Mode	CPSRNG<1:0>	Current Range <sup>(1)</sup>
		00	Noise Detection
1		01	Low
T	Variable	10	Medium
		11	High
		00	Off
0	Fixed	01	Low
0	Fixed	10	Medium
		11	High

 TABLE 26-1:
 CURRENT RANGE MODE SELECTION

Note 1: See Power-Down Currents (IPD) in Section 30.0 "Electrical Specifications" for more information.

### 26.5 Timer Resources

To measure the change in frequency of the capacitive sensing oscillator, a fixed time base is required. For the period of the fixed time base, the capacitive sensing oscillator is used to clock either Timer0 or Timer1. The frequency of the capacitive sensing oscillator is equal to the number of counts in the timer divided by the period of the fixed time base.

## 26.6 Fixed Time Base

To measure the frequency of the capacitive sensing oscillator, a fixed time base is required. Any timer resource or software loop can be used to establish the fixed time base. It is up to the end user to determine the method in which the fixed time base is generated.

Note:	The fixed time base can not be generated
	by the timer resource that the capacitive
	sensing oscillator is clocking.

#### 26.6.1 TIMER0

To select Timer0 as the timer resource for the capacitive sensing module:

- Set the T0XCS bit of the CPSCON0 register.
- Clear the TMR0CS bit of the OPTION\_REG register.

When Timer0 is chosen as the timer resource, the capacitive sensing oscillator will be the clock source for Timer0. Refer to **Section 20.0 "Timer0 Module"** for additional information.

#### 26.6.2 TIMER1

To select Timer1 as the timer resource for the Capacitive Sensing module, set the TMR1CS<1:0> of the T1CON register to '11'. When Timer1 is chosen as the timer resource, the capacitive sensing oscillator will be the clock source for Timer1. Because the Timer1 module has a gate control, developing a time base for the frequency measurement can be simplified by using the Timer0 overflow flag.

It is recommend that the Timer0 overflow flag, in conjunction with the Toggle mode of the Timer1 gate, be used to develop the fixed time base required by the software portion of the Capacitive Sensing module. Refer to Section 21.11 "Register Definitions: Timer1 Control" for additional information.

TABLE 26-2: TIMER1 ENABLE FUNCTION

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	On
1	1	Count Enabled by input

#### 26.7 Software Control

The software portion of the capacitive sensing module is required to determine the change in frequency of the capacitive sensing oscillator. This is accomplished by the following:

- Setting a fixed time base to acquire counts on Timer0 or Timer1.
- Establishing the nominal frequency for the capacitive sensing oscillator.
- Establishing the reduced frequency for the capacitive sensing oscillator due to an additional capacitive load.
- Set the frequency threshold.

#### 26.7.1 NOMINAL FREQUENCY (NO CAPACITIVE LOAD)

To determine the nominal frequency of the capacitive sensing oscillator:

- Remove any extra capacitive load on the selected CPSx pin.
- At the start of the fixed time base, clear the timer resource.
- At the end of the fixed time base save the value in the timer resource.

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator for the given time base. The frequency of the capacitive sensing oscillator is equal to the number of counts on in the timer divided by the period of the fixed time base.

#### 26.7.2 REDUCED FREQUENCY (ADDITIONAL CAPACITIVE LOAD)

The extra capacitive load will cause the frequency of the capacitive sensing oscillator to decrease. To determine the reduced frequency of the capacitive sensing oscillator:

- Add a typical capacitive load on the selected CPSx pin.
- Use the same fixed time base as the nominal frequency measurement.
- At the start of the fixed time base, clear the timer resource.
- At the end of the fixed time base save the value in the timer resource.

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator with an additional capacitive load. The frequency of the capacitive sensing oscillator is equal to the number of counts on in the timer divided by the period of the fixed time base. This frequency should be less than the value obtained during the nominal frequency measurement.

#### 26.7.3 FREQUENCY THRESHOLD

The frequency threshold should be placed midway between the value of nominal frequency and the reduced frequency of the capacitive sensing oscillator. Refer to Application Note AN1103, "Software Handling for Capacitive Sensing" (DS01103) for more detailed information on the software required for the capacitive sensing module.

For more information on general capacitive sensing refer to Application Notes:
<ul> <li>AN1101, "Introduction to Capacitive Sensing" (DS01101)</li> </ul>
<ul> <li>AN1102, "Layout and Physical Design Guidelines for Capacitive</li> </ul>

#### Sensing" (DS01102)

## 26.8 Operation during Sleep

The capacitive sensing oscillator will continue to run as long as the module is enabled, independent of the part being in Sleep. In order for the software to determine if a frequency change has occurred, the part must be awake. However, the part does not have to be awake when the timer resource is acquiring counts.

Note: Timer0 does not operate when in Sleep, and therefore cannot be used for capacitive sense measurements in Sleep.

## 26.9 Register Definitions: CPS Control

R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R-0/0	R/W-0/0
CPSON	CPSRM		_	CPSRN	NG<1:0>	CPSOUT	T0XCS
bit 7							bit 0
Laward							
Legend:	hit	VV - VVritabla	-:+		aantad hit raa		
R = Readable		W = Writable I		•	nented bit, read		thar Deceta
u = Bit is unch	0	x = Bit is unkn		-n/n = value a	IL POR and BC	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	areu				
bit 7	1 = CPS mo	S Module Enabl dule is enabled dule is disabled	e bit				
bit 6	1 = Capaciti		ule is in Vari	Mode bit able Voltage Re d Voltage Refer			
bit 5-4	Unimplemer	nted: Read as '	)'				
bit 3-2	CPSRNG<1:	0>: Capacitive S	Sensing Cur	rent Range			
	11 = Oscillat 10 = Oscillat 01 = Oscillat	1 (Variable Volta or is in high-curn or is in medium- or is in low-curre or is on. Noise [	rent range current rang ent range	le			
	11 = Oscillat 10 = Oscillat	<u>o (Fixed Voltage</u> or is in high-curr or is in medium- or is in low-curre or is off	rent range current rang				
bit 1	1 = Oscillato		rrent (Currer	Status bit ht flowing out of f flowing into the			
bit 0	If TMR0CS =           The T0XCS I           1 = Timer0           0 = Timer0           If TMR0CS =	bit controls whic clock source is clock source is <u>cloc</u>	h clock exte the capacitiv the T0CKI p	rnal to the core/ e sensing oscilla	ator, CPSLK		D:

#### REGISTER 26-1: CPSCON0: CAPACITIVE SENSING CONTROL REGISTER 0

### REGISTER 26-2: CPSCON1: CAPACITIVE SENSING CONTROL REGISTER 1

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
_	—	_	—	—		CPSCH<2:0>	
bit 7		·					bit 0
Legend:							
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'							
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at a						/Value at all oth	er Resets
'1' = Bit is set		'0' = Bit is clea	red				
bit 7-3	Unimplement	ted: Read as '0'					
bit 2-0		: Capacitive Ser	sing Channel	Select bits			
	If CPSON = 0						
		ts are ignored. N	lo channel is se	elected.			
	<u>If CPSON = 1</u> :						
	000 =	channel 0, (CPS					
	001 =	channel 1, (CPS					
	010 =	channel 2, (CP					
	011 =	channel 3, (CPS	,				
	100 =	channel 4, (CPS	,				
	101 =	channel 5, (CPS					
	110 =	channel 6, (CPS	,				
	111 =	channel 7, (CPS	S7)				

#### TABLE 26-3: SUMMARY OF REGISTERS ASSOCIATED WITH CAPACITIVE SENSING

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_		ANSA5	ANSA4	ANSA3	ANSA2	ANSA1	ANSA0	117
ANSELB	_		ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	122
CPSCON0	CPSON	CPSRM	-	-	CPSRN	G<1:0>	CPSOUT	TOXCS	311
CPSCON1	_	_	_	—	—		CPSCH<2:0>	>	312
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	173
T1CON	TMR1C	:S<1:0>	T1CKP	S<1:0>	T1OSCEN	T1SYNC	—	TMR10N	183
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	116
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	121

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the CPS module.

## 27.0 LIQUID CRYSTAL DISPLAY (LCD) DRIVER MODULE

The Liquid Crystal Display (LCD) driver module generates the timing control to drive a static or multiplexed LCD panel. In the PIC16(L)F1933 device, the module drives the panels of up to four commons and up to 24 segments. The LCD module also provides control of the LCD pixel data.


The LCD driver module supports:

- · Direct driving of LCD panel
- · Three LCD clock sources with selectable prescaler
- Up to four common pins:
  - Static (1 common)
  - 1/2 multiplex (2 commons)
  - 1/3 multiplex (3 commons)
  - 1/4 multiplex (4 commons)
- · Segment pins up to:
  - 16 (PIC16(L)F1933)
- Static, 1/2 or 1/3 LCD Bias

#### Note:

COM3 and SEG15 share the same physical pin on the PIC16(L)F1933, therefore SEG15 is not available when using 1/4 multiplex displays.

#### **FIGURE 27-1:** LCD DRIVER MODULE BLOCK DIAGRAM



COM3 and SEG15 share the same physical pin on the PIC16(L)F1933, therefore SEG15 is not available 2: when using 1/4 multiplex displays.

## 27.1 LCD Registers

The module contains the following registers:

- LCD Control register (LCDCON)
- LCD Phase register (LCDPS)
- LCD Reference Ladder register (LCDRL)
- LCD Contrast Control register (LCDCST)
- LCD Reference Voltage Control register (LCDREF)
- Up to 3 LCD Segment Enable registers (LCDSEn)
- Up to 12 LCD data registers (LCDDATAn)

## TABLE 27-1: LCD SEGMENT AND DATA REGISTERS

	# of LCD	Registers
Device	Segment Enable	Data
PIC16(L)F1933	2	8

The LCDCON register (Register 27-1) controls the operation of the LCD driver module. The LCDPS register (Register 27-2) configures the LCD clock source prescaler and the type of waveform; Type-A or Type-B. The LCDSEn registers (Register 27-5) configure the functions of the port pins.

The following LCDSEn registers are available:

- LCDSE0 SE<7:0>
- LCDSE1 SE<15:8>

Once the module is initialized for the LCD panel, the individual bits of the LCDDATAn registers are cleared/set to represent a clear/dark pixel, respectively:

- LCDDATA0 SEG<7:0>COM0
- LCDDATA1 SEG<15:8>COM0
- LCDDATA3 SEG<7:0>COM1
- LCDDATA4 SEG<15:8>COM1
- LCDDATA6 SEG<7:0>COM2
- LCDDATA7 SEG<15:8>COM2
- LCDDATA9 SEG<7:0>COM3
- LCDDATA10 SEG<15:8>COM3

As an example, LCDDATAn is detailed in Register 27-6.

Once the module is configured, the LCDEN bit of the LCDCON register is used to enable or disable the LCD module. The LCD panel can also operate during Sleep by clearing the SLPEN bit of the LCDCON register.

## 27.2 Register Definitions: Liquid Crystal Display (LCD) Control

## REGISTER 27-1: LCDCON: LIQUID CRYSTAL DISPLAY (LCD) CONTROL REGISTER

R/W-0/0	R/W-0/0	R/C-0/0	U-0	R/W-0/0	R/W-0/	0 R	/W-1/1	R/W-1/1
LCDEN	SLPEN	WERR		CS<	1:0>		LMUX	<<1:0>
bit 7	ł							bit 0
Legend:								
R = Readab	ole bit	W = Writable bi	t	U = Unimplem	ented bit,	read as '(	)'	
u = Bit is ur	nchanged	x = Bit is unkno	wn	-n/n = Value at	POR and	I BOR/Val	ue at all c	other Resets
'1' = Bit is s	et	'0' = Bit is clear	ed	C = Only clear	able bit			
bit 7	-	Driver Enable bi						
		er module is enat er module is disal						
bit 6	SLPEN: LCD	Driver Enable in	Sleep Moo	de bit				
	1 = I CD drive	er module is disal		ep mode				
			alad in Slae	n mode				
bit 5	0 = LCD drive	er module is enab		ep mode				
bit 5	0 = LCD drive WERR: LCD	er module is enat Write Failed Erro	or bit		LCDPS I	register =	0 (must	be cleared in
bit 5	0 = LCD drive WERR: LCD 1 = LCDDAT software	er module is enat Write Failed Erro An register writte )	or bit	ep mode ne WA bit of the	LCDPS	register =	0 (must	be cleared in
bit 5	0 = LCD drive WERR: LCD 1 = LCDDAT software 0 = No LCD v	er module is enat Write Failed Erro An register writte ) write error	or bit		LCDPS	register =	0 (must	be cleared in
bit 5 bit 4	0 = LCD drive WERR: LCD 1 = LCDDAT software 0 = No LCD v	er module is enat Write Failed Erro An register writte )	or bit		LCDPS	register =	0 (must	be cleared in
	0 = LCD drive WERR: LCD 1 = LCDDAT software 0 = No LCD v Unimplemer CS<1:0>: Clo	er module is enab Write Failed Erro An register writte ) write error <b>hted:</b> Read as '0' ock Source Selec	er bit en while th		LCDPS 1	register =	0 (must	be cleared in
bit 4	0 = LCD drive WERR: LCD 1 = LCDDAT software 0 = No LCD v Unimplemen CS<1:0>: Clo 00 = Fosc/25	er module is enab Write Failed Erro An register writte ) write error <b>hted:</b> Read as '0' ock Source Selec 56	er bit en while th		LCDPS 1	register =	0 <b>(must</b>	be cleared in
bit 4	0 = LCD drive WERR: LCD 1 = LCDDAT software 0 = No LCD v Unimplemen CS<1:0>: Clo 00 = Fosc/25 01 = T1OSC	er module is enab Write Failed Erro An register writto write error <b>hted:</b> Read as '0' ock Source Selec 56 (Timer1)	er bit en while th		LCDPS	register =	0 (must	be cleared in
bit 4	0 = LCD drive WERR: LCD 1 = LCDDAT software 0 = No LCD v Unimplemen CS<1:0>: Clo 00 = Fosc/25 01 = T1OSC 1x = LFINTO	er module is enab Write Failed Erro An register writto write error <b>hted:</b> Read as '0' ock Source Selec 56 (Timer1)	r bit en while th t bits		LCDPS i	register =	0 (must	be cleared in
bit 4 bit 3-2	0 = LCD drive WERR: LCD 1 = LCDDAT software 0 = No LCD v Unimplemen CS<1:0>: Clo 00 = Fosc/25 01 = T1OSC 1x = LFINTO LMUX<1:0>:	er module is enab Write Failed Erro An register writto write error <b>hted:</b> Read as '0' ock Source Selec 56 (Timer1) SC (31 kHz) Commons Selec	er bit en while th t bits				0 (must	be cleared in
bit 4 bit 3-2	0 = LCD drive WERR: LCD 1 = LCDDAT software 0 = No LCD v Unimplemen CS<1:0>: Clo 00 = Fosc/25 01 = T1OSC 1x = LFINTO	er module is enab Write Failed Erro An register writte write error <b>ated:</b> Read as '0' ock Source Selec 56 (Timer1) ISC (31 kHz)	er bit en while th t bits	ne WA bit of the		register = Bias	0 (must	be cleared in
bit 4 bit 3-2	0 = LCD drive WERR: LCD 1 = LCDDAT software 0 = No LCD v Unimplemen CS<1:0>: Clo 00 = Fosc/25 01 = T1OSC 1x = LFINTO LMUX<1:0>:	er module is enab Write Failed Erro An register writto write error <b>hted:</b> Read as '0' ock Source Selec 56 (Timer1) SC (31 kHz) Commons Selec	er bit en while th t bits	ne WA bit of the			0 (must	be cleared in
bit 4 bit 3-2	0 = LCD drive WERR: LCD 1 = LCDDAT software 0 = No LCD V Unimplemen CS<1:0>: Clo 00 = Fosc/25 01 = T1OSC 1x = LFINTO LMUX<1:0>:	er module is enab Write Failed Erro An register writte write error <b>nted:</b> Read as '0' ock Source Selec 56 (Timer1) SC (31 kHz) Commons Selec <b>Multiplex</b>	er bit en while th t bits t bits Maxin	ne WA bit of the num Number of PIC16(L)F1933		Bias		be cleared in
bit 4 bit 3-2	0 = LCD drive WERR: LCD 1 = LCDDAT software 0 = No LCD v Unimplemen CS<1:0>: Clo 00 = Fosc/25 01 = T1OSC 1x = LFINTO LMUX<1:0>: 00	er module is enab Write Failed Erro An register writte write error <b>ated:</b> Read as '0' ock Source Selec 56 (Timer1) SC (31 kHz) Commons Selec <b>Multiplex</b> Static (COM0)	er bit en while th t bits t bits Maxin	ne WA bit of the num Number of PIC16(L)F1933		Bias	3	be cleared in

**Note 1:** On these devices, COM3 and SEG15 are shared on one pin, limiting the device from driving 64 pixels.

#### REGISTER 27-2: LCDPS: LCD PHASE REGISTER

R/W-0/0	R/W-0/0	R-0/0	R-0/0	R/W-0/0	R/W-0/0	R/W-1/1	R/W-1/1
WFT	BIASMD	LCDA	WA		LP<	:3:0>	
bit 7							bit C
Legend:							
R = Readable		W = Writable		-	mented bit, read		
u = Bit is uncl	hanged	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is cle	ared	C = Only clea	arable bit		
bit 7	WFT: Wavefo	orm Type bit					
		ohase changes	on each fram	ne boundary			
		phase changes					
bit 6	BIASMD: Bia	as Mode Select	t bit				
	When LMUX	<1:0> = 00:					
		as mode (do no	t set this bit to	<b>ɔ</b> '1')			
	When LMUX						
	1 = 1/2 Bias 0 = 1/3 Bias						
	When LMUX						
	1 = 1/2 Bias	mode					
	0 = 1/3 Bias						
	When LMUX		-1.16:- 6:1.1- (	- 1)			
6.4 <b>F</b>		mode (do not s		1)			
bit 5	-	Active Status b er module is ac					
		er module is at					
bit 4	WA: LCD Wr	ite Allow Status	s bit				
		o the LCDDATA					
bit 3-0	<b>LP&lt;3:0&gt;:</b> LC	D Prescaler Se	election bits				
	1111 = <b>1:16</b>						
	1110 = 1:15						
	1101 = 1:14 1100 = 1:13						
	1011 = 1:12						
	1010 = 1:11						
	1001 = 1:10 1000 = 1:9						
	0111 = <b>1</b> :8						
	0110 <b>= 1:7</b>						
	0101 = 1:6						
	0100 = 1:5 0011 = 1:4						
	0011 - 1.4 0010 = 1:3						
	0001 = 1:2						
	0000 <b>= 1:1</b>						

R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	U-0
LCDIRE	LCDIRS	LCDIRI		VLCD3PE	VLCD2PE	VLCD1PE	_
bit 7							bit (
Legend:							
R = Readable		W = Writable		•	nented bit, read		
u = Bit is unch	nanged	x = Bit is unkr				R/Value at all ot	her Resets
'1' = Bit is set		'0' = Bit is clea	ared	C = Only clea	rable bit		
bit 7	-	D Internal Refe					
		LCD Reference LCD Reference		and connected to	the Internal Co	ontrast Control o	circuit
bit 6		D Internal Refe	rence Source	e bit			
	<u>If LCDIRE =</u>		aat Control is	nowarad by Vp			
				s powered by VD s powered by a 3		f the FVR	
	If LCDIRE =	0:					
				ected. LCD banc	lgap buffer is di	sabled.	
bit 5	_	D Internal Refere					
	1 = When t	he LCD Referer	nce Ladder is	wn when the LC s in power mode es the LCD Refe	'B', the LCD In	ternal FVR buff	
bit 4	Unimplemer	nted: Read as '	0'				
bit 3	VLCD3PE: V	/LCD3 Pin Enat	ole bit				
		CD3 pin is conne CD3 pin is not ce		nternal bias volt	age LCDBIAS3	(1)	
bit 2	VLCD2PE: V	LCD2 Pin Enat	ole bit				
		CD2 pin is conne CD2 pin is not ce		nternal bias volt	age LCDBIAS2	(1)	
bit 1	VLCD1PE: V	LCD1 Pin Enat	ole bit				
		CD1 pin is conne	ected to the i	nternal bias volt	age LCDBIAS1	(1)	
	0 = The VLC	CD1 pin is not co	onnected				

#### REGISTER 27-3: LCDREF: LCD REFERENCE VOLTAGE CONTROL REGISTER

Note 1: Normal pin controls of TRISx and ANSELx are unaffected.

#### REGISTER 27-4: LCDCST: LCD CONTRAST CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
—		—	—	—		LCDCST<2:0>	
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable	Vritable bit U = Unimplemented bit, read as '0'				
u = Bit is uncha	inged	x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets			ther Resets
'1' = Bit is set		'0' = Bit is clea	arad	C = Only clearable bit			

bit 7-3	<b>Unimplemented:</b>	Read	as	'0'
	•••••••••••••••••••••••••••••••••••••••		~~~	~

bit 2-0 LCDCST<2:0>: LCD Contrast Control bits Selects the resistance of the LCD contrast control resistor ladder

Selects the resistance of the LCD contrast cor

Bit Value = Resistor ladder

000 = Minimum Resistance (Maximum contrast). Resistor ladder is shorted.

001 = Resistor ladder is at 1/7th of maximum resistance

010 = Resistor ladder is at 2/7th of maximum resistance

011 = Resistor ladder is at 3/7th of maximum resistance

100 = Resistor ladder is at 4/7th of maximum resistance

101 = Resistor ladder is at 5/7th of maximum resistance

110 = Resistor ladder is at 6/7th of maximum resistance

111 = Resistor ladder is at maximum resistance (Minimum contrast)

#### REGISTER 27-5: LCDSEn: LCD SEGMENT ENABLE REGISTERS

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
SEn	SEn	SEn	SEn	SEn	SEn	SEn	SEn
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkn	nown	-n/n = Value a	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 SEn: Segment Enable bits 1 = Segment function of the pin is enabled 0 = I/O function of the pin is enabled

#### REGISTER 27-6: LCDDATAn: LCD DATA REGISTERS

| R/W-x/u   |
|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| SEGx-COMy |
| bit 7     |           |           |           |           |           |           | bit 0     |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 SEGx-COMy: Pixel On bits

1 = Pixel on (dark)

0 = Pixel off (clear)

## 27.3 LCD Clock Source Selection

The LCD module has three possible clock sources:

- Fosc/256
- T10SC
- LFINTOSC

The first clock source is the system clock divided by 256 (Fosc/256). This divider ratio is chosen to provide about 1 kHz output when the system clock is 8 MHz. The divider is not programmable. Instead, the LCD prescaler bits LP<3:0> of the LCDPS register are used to set the LCD frame clock rate.

The second clock source is the T1OSC. This also gives about 1 kHz when a 32.768 kHz crystal is used with the Timer1 oscillator. To use the Timer1 oscillator as a clock source, the T1OSCEN bit of the T1CON register should be set.

The third clock source is the 31 kHz LFINTOSC, which provides approximately 1 kHz output.


The second and third clock sources may be used to continue running the LCD while the processor is in Sleep.

Using bits CS<1:0> of the LCDCON register can select any of these clock sources.

#### 27.3.1 LCD PRESCALER

A 4-bit counter is available as a prescaler for the LCD clock. The prescaler is not directly readable or writable; its value is set by the LP<3:0> bits of the LCDPS register, which determine the prescaler assignment and prescale ratio.

The prescale values are selectable from 1:1 through 1:16.



### FIGURE 27-2: LCD CLOCK GENERATION

## 27.4 LCD Bias Voltage Generation

The LCD module can be configured for one of three bias types:


- Static Bias (two voltage levels: VSS and VLCD)
- + 1/2 Bias (three voltage levels: Vss, 1/2 VLcD and VLcD)
- 1/3 Bias (four voltage levels: VSS, 1/3 VLCD, 2/3 VLCD and VLCD)

#### TABLE 27-2: LCD BIAS VOLTAGES

	Static Bias	1/2 Bias	1/3 Bias
LCD Bias 0	Vss	Vss	Vss
LCD Bias 1	_	1/2 Vdd	1/3 Vdd
LCD Bias 2	_	1/2 Vdd	2/3 Vdd
LCD Bias 3	VLCD3	VLCD3	VLCD3

So that the user is not forced to place external components and use up to three pins for bias voltage generation, internal contrast control and an internal reference ladder are provided internally to the PIC16(L)F1933. Both of these features may be used in conjunction with the external VLCD<3:1> pins, to provide maximum flexibility. Refer to Figure 27-3.

#### FIGURE 27-3: LCD BIAS VOLTAGE GENERATION BLOCK DIAGRAM



## 27.5 LCD Bias Internal Reference Ladder

The internal reference ladder can be used to divide the LCD bias voltage two or three equally spaced voltages that will be supplied to the LCD segment pins. To create this, the reference ladder consists of three matched resistors. Refer to Figure 27-3.

#### 27.5.1 BIAS MODE INTERACTION

When in 1/2 bias mode (BIASMD = 1), then the middle resistor of the ladder is shorted out so that only two voltages are generated. The current consumption of the ladder is higher in this mode, with the one resistor removed.

TABLE 27-3:LCD INTERNAL LADDERPOWER MODES (1/3 BIAS)

Power Mode	Nominal Resistance of Entire Ladder	Nominal IDD
Low	3 Mohm	1 µA
Medium	300 kohm	10 µA
High	30 kohm	100 µA

## 27.5.2 POWER MODES

The internal reference ladder may be operated in one of three power modes. This allows the user to trade off LCD contrast for power in the specific application. The larger the LCD glass, the more capacitance is present on a physical LCD segment, requiring more current to maintain the same contrast level.

Three different power modes are available, LP, MP and HP. The internal reference ladder can also be turned off for applications that wish to provide an external ladder or to minimize power consumption. Disabling the internal reference ladder results in all of the ladders being disconnected, allowing external voltages to be supplied.

Whenever the LCD module is inactive (LCDA = 0), the internal reference ladder will be turned off.


#### 27.5.3 AUTOMATIC POWER MODE SWITCHING


As an LCD segment is electrically only a capacitor, current is drawn only during the interval where the voltage is switching. To minimize total device current, the LCD internal reference ladder can be operated in a different power mode for the transition portion of the duration. This is controlled by the LCDRL Register (Register 27-7).

The LCDRL register allows switching between two power modes, designated 'A' and 'B'. 'A' power mode is active for a programmable time, beginning at the time when the LCD segments transition. 'B' power mode is the remaining time before the segments or commons change again. The LRLAT<2:0> bits select how long, if any, that the 'A' power mode is active. Refer to Figure 27-4.


To implement this, the 5-bit prescaler used to divide the 32 kHz clock down to the LCD controller's 1 kHz base rate is used to select the power mode.

#### FIGURE 27-4: LCD INTERNAL REFERENCE LADDER POWER MODE SWITCHING DIAGRAM – TYPE A





## FIGURE 27-5: LCD INTERNAL REFERENCE LADDER POWER MODE SWITCHING DIAGRAM – TYPE A WAVEFORM (1/2 MUX, 1/2 BIAS DRIVE)



#### FIGURE 27-6: LCD INTERNAL REFERENCE LADDER POWER MODE SWITCHING DIAGRAM – TYPE B WAVEFORM (1/2 MUX, 1/2 BIAS DRIVE)

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0		
LRLAP<1:0>		LRLBF	P<1:0>	—		LRLAT<2:0>			
bit 7					·		bit		
Legend:									
R = Readable	e bit	W = Writable b	bit	U = Unimple	mented bit, read	l as '0'			
u = Bit is unc	hanged	x = Bit is unkn	own	-n/n = Value	at POR and BO	R/Value at all ot	her Resets		
1' = Bit is set	t	'0' = Bit is clea	ared						
bit 7-6		: LCD Reference			trol bits				
	-	nterval A (Refer	-						
		LCD Reference							
		LCD Reference							
		LCD Reference							
bit 5-4		: LCD Reference							
	During Time interval B (Refer to Figure 27-4):								
	00 = Internal LCD Reference Ladder is powered down and unconnected								
		01 = Internal LCD Reference Ladder is powered in Low-Power mode							
	<ul> <li>10 = Internal LCD Reference Ladder is powered in Medium-Power mode</li> <li>11 = Internal LCD Reference Ladder is powered in High-Power mode</li> </ul>								
bit 3		ited: Read as '0		vereu in riign-r	-ower mode				
bit 2-0	-			no Intorval Cor	tral hita				
UIL 2-0	LRLAT<2:0>: LCD Reference Ladder A Time Interval Control bits Sets the number of 32 kHz clocks that the A Time Interval power mode is active								
	For type A waveforms (WFT = 0):								
	000 = Internal LCD Reference Ladder is always in 'B' Power mode								
	001 = Internal LCD Reference Ladder is in 'A' power mode for 1 clock and 'B' power mode for 15 clocks								
		<ul> <li>Internal LCD Reference Ladder is in 'A' power mode for 2 clocks and 'B' power mode for 14 clocks</li> <li>I = Internal LCD Reference Ladder is in 'A' power mode for 3 clocks and 'B' power mode for 13 clocks</li> </ul>							
		al LCD Reference							
		al LCD Reference		•		•			
		al LCD Reference							
	111 = Internal LCD Reference Ladder is in 'A' power mode for 7 clocks and 'B' power mode for 9 clocks								
	For type B waveforms (WFT = 1):								
	000 = Internal LCD Reference Ladder is always in 'B' power mode.								
		al LCD Reference				l 'B' power mod	e for 31 clocks		
		al LCD Reference		•		•			
		al LCD Reference							
		al LCD Reference							
		al LCD Reference							
		al LCD Reference al LCD Reference							

#### REGISTER 27-7: LCDRL: LCD REFERENCE LADDER CONTROL REGISTERS


#### 27.5.4 CONTRAST CONTROL

The LCD contrast control circuit consists of a seven-tap resistor ladder, controlled by the LCDCST bits. Refer to Figure 27-7.

The contrast control circuit is used to decrease the output voltage of the signal source by a total of approximately 10%, when LCDCST = 111.

Whenever the LCD module is inactive (LCDA = 0), the contrast control ladder will be turned off (open).





#### 27.5.5 INTERNAL REFERENCE

Under firmware control, an internal reference for the LCD bias voltages can be enabled. When enabled, the source of this voltage can be either VDDIO or a voltage 3 times the main fixed voltage reference (3.072V). When no internal reference is selected, the LCD contrast control circuit is disabled and LCD bias must be provided externally.

Whenever the LCD module is inactive (LCDA = 0), the internal reference will be turned off.

When the internal reference is enabled and the Fixed Voltage Reference is selected, the LCDIRI bit can be used to minimize power consumption by tieing into the LCD Reference Ladder Automatic power mode switching. When LCDIRI = 1 and the LCD reference ladder is in power mode 'B', the LCD internal FVR buffer is disabled.

Note:	The LCD module automatically turns on the
	Fixed Voltage Reference when needed.

#### 27.5.6 VLCD<3:1> PINS

The VLCD<3:1> pins provide the ability for an external LCD bias network to be used instead of the internal ladder. Use of the VLCD<3:1> pins does not prevent use of the internal ladder. Each VLCD pin has an independent control in the LCDREF register (Register 27-3), allowing access to any or all of the LCD Bias signals. This architecture allows for maximum flexibility in different applications

For example, the VLCD<3:1> pins may be used to add capacitors to the internal reference ladder, increasing the drive capacity.

For applications where the internal contrast control is insufficient, the firmware can choose to only enable the VLCD3 pin, allowing an external contrast control circuit to use the internal reference divider.

### 27.6 LCD Multiplex Types

The LCD driver module can be configured into one of four multiplex types:

- Static (only COM0 is used)
- 1/2 multiplex (COM<1:0> are used)
- 1/3 multiplex (COM<2:0> are used)
- 1/4 multiplex (COM<3:0> are used)

The LMUX<1:0> bit setting of the LCDCON register decides which of the LCD common pins are used (see Table 27-4 for details).

If the pin is a digital I/O, the corresponding TRIS bit controls the data direction. If the pin is a COM drive, then the TRIS setting of that pin is overridden.

Multiplex	LMUX <1:0> COM3		COM2	COM1			
Static	00	Unused	Unused	Unused			
1/2	01	Unused	Unused	Active			
1/3	10	Unused	Active	Active			
1/4	11	Active	Active	Active			

TABLE 27-4: COMMON PIN USAGE

#### 27.7 Segment Enables

The LCDSEn registers are used to select the pin function for each segment pin. The selection allows each pin to operate as either an LCD segment driver or as one of the pin's alternate functions. To configure the pin as a segment pin, the corresponding bits in the LCDSEn registers must be set to '1'.

If the pin is a digital I/O, the corresponding TRIS bit controls the data direction. Any bit set in the LCDSEn registers overrides any bit settings in the corresponding TRIS register.

Note: On a Power-on Reset, these pins are configured as normal I/O, not LCD pins.

#### 27.8 Pixel Control

The LCDDATAx registers contain bits which define the state of each pixel. Each bit defines one unique pixel.

Register 27-6 shows the correlation of each bit in the LCDDATAx registers to the respective common and segment signals.

Any LCD pixel location not being used for display can be used as general purpose RAM.

#### 27.9 LCD Frame Frequency

The rate at which the COM and SEG outputs change is called the LCD frame frequency.

#### TABLE 27-5: FRAME FREQUENCY FORMULAS

Multiplex	Frame Frequency =					
Static	Clock source/(4 x 1 x (LCD Prescaler) x 32))					
1/2	Clock source/(2 x 2 x (LCD Prescaler) x 32))					
1/3	Clock source/(1 x 3 x (LCD Prescaler) x 32))					
1/4	Clock source/(1 x 4 x (LCD Prescaler) x 32))					
Mater	Clask source in Ease/250 T1000 at					

Note: Clock source is Fosc/256, T1OSC or LFINTOSC.

#### TABLE 27-6: APPROXIMATE FRAME FREQUENCY (IN Hz) USING Fosc @ 8 MHz, TIMER1 @ 32.768 kHz OR LFINTOSC

LP<3:0>	Static	1/2	1/3	1/4			
2	122	122	162	122			
3	81	81	108	81			
4	61	61	81	61			
5	49	49	65	49			
6	6 41		54	41			
7	35	35	47	35			

LCD	СОМО		COM	COM1		COM2		COM3	
Function	LCDDATAx Address	LCD Segment	LCDDATAx Address	LCD Segment	LCDDATAx Address	LCD Segment	LCDDATAx Address	LCD Segment	
SEG0	LCDDATA0, 0		LCDDATA3, 0		LCDDATA6, 0		LCDDATA9, 0		
SEG1	LCDDATA0, 1		LCDDATA3, 1		LCDDATA6, 1		LCDDATA9, 1		
SEG2	LCDDATA0, 2		LCDDATA3, 2		LCDDATA6, 2		LCDDATA9, 2		
SEG3	LCDDATA0, 3		LCDDATA3, 3		LCDDATA6, 3		LCDDATA9, 3		
SEG4	LCDDATA0, 4		LCDDATA3, 4		LCDDATA6, 4		LCDDATA9, 4		
SEG5	LCDDATA0, 5		LCDDATA3, 5		LCDDATA6, 5		LCDDATA9, 5		
SEG6	LCDDATA0, 6		LCDDATA3, 6		LCDDATA6, 6		LCDDATA9, 6		
SEG7	LCDDATA0, 7		LCDDATA3, 7		LCDDATA6, 7		LCDDATA9, 7		
SEG8	LCDDATA1, 0		LCDDATA4, 0		LCDDATA7, 0		LCDDATA10, 0		
SEG9	LCDDATA1, 1		LCDDATA4, 1		LCDDATA7, 1		LCDDATA10, 1		
SEG10	LCDDATA1, 2		LCDDATA4, 2		LCDDATA7, 2		LCDDATA10, 2		
SEG11	LCDDATA1, 3		LCDDATA4, 3		LCDDATA7, 3		LCDDATA10, 3		
SEG12	LCDDATA1, 4		LCDDATA4, 4		LCDDATA7, 4		LCDDATA10, 4		
SEG13	LCDDATA1, 5		LCDDATA4, 5		LCDDATA7, 5		LCDDATA10, 5		
SEG14	LCDDATA1, 6		LCDDATA4, 6		LCDDATA7, 6		LCDDATA10, 6		
SEG15	LCDDATA1, 7		LCDDATA4, 7		LCDDATA7, 7		LCDDATA10, 7		
SEG16	LCDDATA2, 0		LCDDATA5, 0		LCDDATA8, 0		LCDDATA11, 0		
SEG17	LCDDATA2, 1		LCDDATA5, 1		LCDDATA8, 1		LCDDATA11, 1		
SEG18	LCDDATA2, 2		LCDDATA5, 2		LCDDATA8, 2		LCDDATA11, 2		
SEG19	LCDDATA2, 3		LCDDATA5, 3		LCDDATA8, 3		LCDDATA11, 3		
SEG20	LCDDATA2, 4		LCDDATA5, 4		LCDDATA8, 4		LCDDATA11, 4		
SEG21	LCDDATA2, 5		LCDDATA5, 5		LCDDATA8, 5		LCDDATA11, 5		
SEG22	LCDDATA2, 6		LCDDATA5, 6		LCDDATA8, 6		LCDDATA11, 6		
SEG23	LCDDATA2, 7		LCDDATA5, 7		LCDDATA8, 7		LCDDATA11, 7		

#### 27.10 LCD Waveform Generation

LCD waveforms are generated so that the net AC voltage across the dark pixel should be maximized and the net AC voltage across the clear pixel should be minimized. The net DC voltage across any pixel should be zero.

The COM signal represents the time slice for each common, while the SEG contains the pixel data.

The pixel signal (COM-SEG) will have no DC component and it can take only one of the two RMS values. The higher RMS value will create a dark pixel and a lower RMS value will create a clear pixel.


As the number of commons increases, the delta between the two RMS values decreases. The delta represents the maximum contrast that the display can have.


The LCDs can be driven by two types of waveform: Type-A and Type-B. In Type-A waveform, the phase changes within each common type, whereas in Type-B waveform, the phase changes on each frame boundary. Thus, Type-A waveform maintains 0 VDc over a single frame, whereas Type-B waveform takes two frames.

- Note 1: If Sleep has to be executed with LCD Sleep disabled (LCDCON<SLPEN> is '1'), then care must be taken to execute Sleep only when VDc on all the pixels is '0'.
  - 2: When the LCD clock source is Fosc/256, if Sleep is executed, irrespective of the LCDCON<SLPEN> setting, the LCD immediately goes into Sleep. Thus, take care to see that VDc on all pixels is '0' when Sleep is executed.

Figure 27-8 through Figure 27-18 provide waveforms for static, half-multiplex, 1/3-multiplex and 1/4-multiplex drives for Type-A and Type-B waveforms.


#### FIGURE 27-8: TYPE-A/TYPE-B WAVEFORMS IN STATIC DRIVE








© 2011-2012 Microchip Technology Inc.


DS41575C-page 331



























#### 27.11 LCD Interrupts

The LCD module provides an interrupt in two cases. An interrupt when the LCD controller goes from active to inactive controller. An interrupt also provides unframe boundaries for Type B waveform. The LCD timing generation provides an interrupt that defines the LCD frame timing.

#### 27.11.1 LCD INTERRUPT ON MODULE SHUTDOWN

An LCD interrupt is generated when the module completes shutting down (LCDA goes from '1' to '0').


#### 27.11.2 LCD FRAME INTERRUPTS

A new frame is defined to begin at the leading edge of the COM0 common signal. The interrupt will be set immediately after the LCD controller completes accessing all pixel data required for a frame. This will occur at a fixed interval before the frame boundary (TFINT), as shown in Figure 27-19. The LCD controller will begin to access data for the next frame within the interval from the interrupt to when the controller begins to access data after the interrupt (TFWR). New data must be written within TFWR, as this is when the LCD controller will begin to access the data for the next frame.

When the LCD driver is running with Type-B waveforms and the LMUX<1:0> bits are not equal to '00' (static drive), there are some additional issues that must be addressed. Since the DC voltage on the pixel takes two frames to maintain zero volts, the pixel data must not change between subsequent frames. If the pixel data were allowed to change, the waveform for the odd frames would not necessarily be the complement of the waveform generated in the even frames and a DC component would be introduced into the panel. Therefore, when using Type-B waveforms, the user must synchronize the LCD pixel updates to occur within a subframe after the frame interrupt.

To correctly sequence writing while in Type-B, the interrupt will only occur on complete phase intervals. If the user attempts to write when the write is disabled, the WERR bit of the LCDCON register is set and the write does not occur.

Note:	The LCD frame interrupt is not generated								
	when the Type-A waveform is selected								
	and when the Type-B with no multiplex								
	(static) is selected.								



### FIGURE 27-19: WAVEFORMS AND INTERRUPT TIMING IN QUARTER-DUTY CYCLE DRIVE (EXAMPLE – TYPE-B, NON-STATIC)

#### 27.12 Operation During Sleep

The LCD module can operate during Sleep. The selection is controlled by bit SLPEN of the LCDCON register. Setting the SLPEN bit allows the LCD module to go to Sleep. Clearing the SLPEN bit allows the module to continue to operate during Sleep.

If a SLEEP instruction is executed and SLPEN = 1, the LCD module will cease all functions and go into a very low-current consumption mode. The module will stop operation immediately and drive the minimum LCD voltage on both segment and common lines. Figure 27-20 shows this operation.

The LCD module can be configured to operate during Sleep. The selection is controlled by bit SLPEN of the LCDCON register. Clearing SLPEN and correctly configuring the LCD module clock will allow the LCD module to operate during Sleep. Setting SLPEN and correctly executing the LCD module shutdown will disable the LCD module during Sleep and save power.

If a SLEEP instruction is executed and SLPEN = 1, the LCD module will immediately cease all functions, drive the outputs to Vss and go into a very low-current mode. The SLEEP instruction should only be executed after the LCD module has been disabled and the current cycle completed, thus ensuring that there are no DC voltages on the glass. To disable the LCD module, clear the LCDEN bit. The LCD module will complete the disabling process after the current frame, clear the LCDA bit and optionally cause an interrupt.

The steps required to properly enter Sleep with the LCD disabled are:

- Clear LCDEN
- Wait for LCDA = 0 either by polling or by interrupt
- Execute SLEEP

If SLPEN = 0 and SLEEP is executed while the LCD module clock source is FOSC/4, then the LCD module will halt with the pin driving the last LCD voltage pattern. Prolonged exposure to a fixed LCD voltage pattern will cause damage to the LCD glass. To prevent LCD glass damage, either perform the proper LCD module shutdown prior to Sleep, or change the LCD module clock to allow the LCD module to continue operation during Sleep.

If a SLEEP instruction is executed and SLPEN = 0 and the LCD module clock is either T1OSC or LFINTOSC, the module will continue to display the current contents of the LCDDATA registers. While in Sleep, the LCD data cannot be changed. If the LCDIE bit is set, the device will wake from Sleep on the next LCD frame boundary. The LCD module current consumption will not decrease in this mode; however, the overall device power consumption will be lower due to the shutdown of the CPU and other peripherals. Table 27-8 shows the status of the LCD module during a Sleep while using each of the three available clock sources.

Note:	When the LCDEN bit is cleared, the LCD
	module will be disabled at the completion
	of frame. At this time, the port pins will
	revert to digital functionality. To minimize
	power consumption due to floating digital
	inputs, the LCD pins should be driven low
	using the PORT and TRIS registers.

If a SLEEP instruction is executed and SLPEN = 0, the module will continue to display the current contents of the LCDDATA registers. To allow the module to continue operation while in Sleep, the clock source must be either the LFINTOSC or T1OSC external oscillator. While in Sleep, the LCD data cannot be changed. The LCD module current consumption will not decrease in this mode; however, the overall consumption of the device will be lower due to shut down of the core and other peripheral functions.


Table 27-8 shows the status of the LCD module during Sleep while using each of the three available clock sources:

TABLE 27-8:	LCD MODULE STATUS
	DURING SLEEP

Clock Source	SLPEN	Operational During Sleep
T1OSC	0	Yes
11030	1	No
LFINTOSC	0	Yes
LEINTOSC	1	No
Fosc/4	0	No
F05C/4	1	No

Note: The LFINTOSC or external T1OSC oscillator must be used to operate the LCD module during Sleep.

If LCD interrupts are being generated (Type-B waveform with a multiplex mode not static) and LCDIE = 1, the device will awaken from Sleep on the next frame boundary.



#### 27.13 Configuring the LCD Module

The following is the sequence of steps to configure the LCD module.

- 1. Select the frame clock prescale using bits LP<3:0> of the LCDPS register.
- 2. Configure the appropriate pins to function as segment drivers using the LCDSEn registers.
- 3. Configure the LCD module for the following using the LCDCON register:
  - Multiplex and bias mode, bits LMUX<1:0>
  - Timing source, bits CS<1:0>
  - Sleep mode, bit SLPEN
- 4. Write initial values to pixel data registers, LCDDATA0 through LCDDATA11.
- 5. Clear LCD Interrupt Flag, LCDIF bit of the PIR2 register and if desired, enable the interrupt by setting bit LCDIE of the PIE2 register.
- Configure bias voltages by setting the LCDRL, LCDREF and the associated ANSELx registers as needed.
- 7. Enable the LCD module by setting bit LCDEN of the LCDCON register.

#### 27.14 Disabling the LCD Module

To disable the LCD module, write all '0's to the LCDCON register.

#### 27.15 LCD Current Consumption

When using the LCD module the current consumption consists of the following three factors:

- Oscillator Selection
- · LCD Bias Source
- Capacitance of the LCD segments

The current consumption of just the LCD module can be considered negligible compared to these other factors.

#### 27.15.1 OSCILLATOR SELECTION

The current consumed by the clock source selected must be considered when using the LCD module. See **Section 30.0 "Electrical Specifications"** for oscillator current consumption information.

#### 27.15.2 LCD BIAS SOURCE

The LCD bias source, internal or external, can contribute significantly to the current consumption. Use the highest possible resistor values while maintaining contrast to minimize current.

#### 27.15.3 CAPACITANCE OF THE LCD SEGMENTS

The LCD segments which can be modeled as capacitors which must be both charged and discharged every frame. The size of the LCD segment and its technology determines the segment's capacitance.

								-	
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	82
LCDCON	LCDEN	SLPEN	WERR	—	CS<	<1:0>	LMUX	<1:0>	315
LCDCST	_	—	—	—	_	l	_CDCST<2:0	>	318
LCDDATA0	SEG7 COM0	SEG6 COM0	SEG5 COM0	SEG4 COM0	SEG3 COM0	SEG2 COM0	SEG1 COM0	SEG0 COM0	319
LCDDATA1	SEG15 COM0	SEG14 COM0	SEG13 COM0	SEG12 COM0	SEG11 COM0	SEG10 COM0	SEG9 COM0	SEG8 COM0	319
LCDDATA3	SEG7 COM1	SEG6 COM1	SEG5 COM1	SEG4 COM1	SEG3 COM1	SEG2 COM1	SEG1 COM1	SEG0 COM1	319
LCDDATA4	SEG15 COM1	SEG14 COM1	SEG13 COM1	SEG12 COM1	SEG11 COM1	SEG10 COM1	SEG9 COM1	SEG8 COM1	319
LCDDATA6	SEG7 COM2	SEG6 COM2	SEG5 COM2	SEG4 COM2	SEG3 COM2	SEG2 COM2	SEG1 COM2	SEG0 COM2	319
LCDDATA7	SEG15 COM2	SEG14 COM2	SEG13 COM2	SEG12 COM2	SEG11 COM2	SEG10 COM2	SEG9 COM2	SEG8 COM2	319
LCDDATA9	SEG7 COM3	SEG6 COM3	SEG5 COM3	SEG4 COM3	SEG3 COM3	SEG2 COM3	SEG1 COM3	SEG0 COM3	319
LCDDATA10	SEG15 COM3	SEG14 COM3	SEG13 COM3	SEG12 COM3	SEG11 COM3	SEG10 COM3	SEG9 COM3	SEG8 COM3	319
LCDPS	WFT	BIASMD	LCDA	WA		LP<	<3:0>		316
LCDREF	LCDIRE	LCDIRS	LCDIRI	—	VLCD3PE	VLCD2PE	VLCD1PE	_	317
LCDRL	LRLA	P<1:0>	LRLB	P<1:0>	_		LRLAT<2:0>		326
LCDSE0		SE<7:0>							319
LCDSE1	SE<15:8>							319	
PIE2	OSFIE	C2IE	C1IE	EEIE	BCLIE	LCDIE	—	CCP2IE	84
PIR2	OSFIF	C2IF	C1IF	EEIF	BCLIF	LCDIF	_	CCP2IF	87
T1CON	TMR1CS<1:0> T1CKPS<1:0> T1OSCEN TISYNC - TMR1ON						183		

#### TABLE 27-9: SUMMARY OF REGISTERS ASSOCIATED WITH LCD OPERATION

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by the LCD module.

### 28.0 IN-CIRCUIT SERIAL PROGRAMMING™ (ICSP™)

ICSP<sup>™</sup> programming allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process, allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSP<sup>™</sup> programming:

- ICSPCLK
- ICSPDAT
- MCLR/VPP
- VDD
- Vss

In Program/Verify mode the program memory, user IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data and the ICSPCLK pin is the clock input. For more information on ICSP<sup>™</sup> refer to the "PIC16193X/PIC16LF193X Memory Programming Specification" (DS41360A).

#### 28.1 High-Voltage Programming Entry Mode

The device is placed into High-Voltage Programming Entry mode by holding the ICSPCLK and ICSPDAT pins low then raising the voltage on MCLR/VPP to VIHH.

Some programmers produce VPP greater than VIHH (9.0V), an external circuit is required to limit the VPP voltage. See Figure 28-1 for example circuit.




FIGURE 28-1: VPP LIMITER EXAMPLE CIRCUIT

#### 28.2 Low-Voltage Programming Entry Mode

The Low-Voltage Programming Entry mode allows the PIC<sup>®</sup> Flash MCUs to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Words is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage Programming Entry mode requires the following steps:

- 1. MCLR is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

Once the key sequence is complete,  $\overline{\text{MCLR}}$  must be held at VIL for as long as Program/Verify mode is to be maintained.


If low-voltage programming is enabled (LVP = 1), the MCLR Reset function is automatically enabled and cannot be disabled. See **Section 6.4** "MCLR" for more information.

The LVP bit can only be reprogrammed to '0' by using the High-Voltage Programming mode.

#### 28.3 Common Programming Interfaces


Connection to a target device is typically done through an ICSP<sup>™</sup> header. A commonly found connector on development tools is the RJ-11 in the 6P6C (6 pin, 6 connector) configuration. See Figure 28-2.

#### FIGURE 28-2: ICD RJ-11 STYLE CONNECTOR INTERFACE



Another connector often found in use with the PICkit<sup>™</sup> programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 28-3.


#### FIGURE 28-3: PICkit<sup>™</sup> PROGRAMMER STYLE CONNECTOR INTERFACE



For additional interface recommendations, refer to your specific device programmer manual prior to PCB design.

It is recommended that isolation devices be used to separate the programming pins from other circuitry. The type of isolation is highly dependent on the specific application and may include devices such as resistors, diodes, or even jumpers. See Figure 28-4 for more information.





NOTES:

#### 29.0 INSTRUCTION SET SUMMARY

Each instruction is a 14-bit word containing the operation code (opcode) and all required operands. The opcodes are broken into three broad categories.

- Byte Oriented
- · Bit Oriented
- Literal and Control

The literal and control category contains the most varied instruction word format.

Table 29-3 lists the instructions recognized by the MPASM<sup>TM</sup> assembler.

All instructions are executed within a single instruction cycle, with the following exceptions, which may take two or three cycles:

- Subroutine takes two cycles (CALL, CALLW)
- Returns from interrupts or subroutines take two cycles (RETURN, RETLW, RETFIE)
- Program branching takes two cycles (GOTO, BRA, BRW, BTFSS, BTFSC, DECFSZ, INCSFZ)
- One additional instruction cycle will be used when any instruction references an indirect file register and the file select register is pointing to program memory.

One instruction cycle consists of 4 oscillator cycles; for an oscillator frequency of 4 MHz, this gives a nominal instruction execution rate of 1 MHz.

All instruction examples use the format ' $0 \times hh$ ' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

#### 29.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

#### TABLE 29-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= $0$ or $1$ ). The assembler will generate code with x = $0$ . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
n	FSR or INDF number. (0-1)
mm	Pre-post increment-decrement mode selection

#### TABLE 29-2: ABBREVIATION DESCRIPTIONS

Field	Description
PC	Program Counter
TO	Time-out bit
С	Carry bit
DC	Digit carry bit
Z	Zero bit
PD	Power-down bit

### FIGURE 29-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file register operations 13 8 7 6 0	
OPCODE d f (FILE #)	
d = 0 for destination W d = 1 for destination f f = 7-bit file register address	
Bit-oriented file register operations	
OPCODE b (BIT #) f (FILE #)	]
b = 3-bit bit address f = 7-bit file register address	
Literal and control operations	
General	
	٦
OPCODE k (literal)	
k = 8-bit immediate value	
CALL and GOTO instructions only	
<u>13 11 10 0</u>	-
OPCODE k (literal)	
k = 11-bit immediate value	
MOVLP instruction only 13 7 6 0	
OPCODE k (literal)	1
k = 7-bit immediate value	1
MOVLB instruction only	
13 5 4 0 OPCODE k (literal)	1
k = 5-bit immediate value	
BRA instruction only	
13 9 8 0 OPCODE k (literal)	٦
k = 9-bit immediate value	
FSR Offset instructions	
<u>13 7 6 5 0</u>	-
OPCODE n k (literal)	
n = appropriate FSR k = 6-bit immediate value	
FSR Increment instructions	
13 3 2 1 0	٦
OPCODE n m (mode	)
n = appropriate FSR m = 2-bit mode value	
OPCODE only	
13 0	٦
OPCODE	

d d d d d d d d	Description           BYTE-ORIENTED FILE           Add W and f           Add with Carry W and f           AND W with f           Arithmetic Right Shift	REGISTER OPE	MSb RATIO	NS		LSb	Affected	Notes
d d d	Add W and f Add with Carry W and f AND W with f	1		NS				
d d d	Add with Carry W and f AND W with f	1	0.0					
d d d	AND W with f		~ ~ ~	0111	dfff	ffff	C, DC, Z	2
d d	AND W with f	1	11	1101	dfff	ffff	C, DC, Z	2
d	Arithmetic Right Shift		00	0101	dfff	ffff	Z	2
		1	11	0111	dfff	ffff	C, Z	2
d	Logical Left Shift	1	11	0101	dfff	ffff	C, Z	2
	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2
	Clear f	1	00	0001	lfff	ffff	z	2
	Clear W	1	00	0001	0000	00xx	z	_
d							—	2
ď	•							2
d							—	2
d								2
d								2
							2	2
							C	2
	<b>ö</b> ,						-	2
	° ° ,						-	
d		-					, ,	2
d							C, DC, Z	2
d	•						_	2
d				0110	dfff	ffff	Ζ	2
				1	T		1	<b>.</b>
d		. ,						1, 2
d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1, 2
	BIT-ORIENTED FILE		RATION	IS				
b	Bit Clear f	1	01	00bb	bfff	ffff		2
b	Bit Set f	1	01	01bb	bfff	ffff		2
	BIT-ORIENTED	SKIP OPERATIO	NS					
b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		1, 2
b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		1, 2
ERATIO	DNS							
	Add literal and W	1	11	1110	kkkk	kkkk	C, DC, Z	
	AND literal with W	1	11	1001	kkkk	kkkk	Z	
	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
	Move literal to BSR	1	00	0000	001k	kkkk		
	Move literal to PCLATH	1	11	0001	1kkk	kkkk		
	Move literal to W	1	11	0000	kkkk	kkkk		
	Subtract W from literal	1	11	1100	kkkk	kkkk	C, DC, Z	
		1	11				Ζ	
	d d d d d d d d d d b b b b <b>ERATIC</b>	d Decrement f d Increment f d Inclusive OR W with f d Move f Move W to f d Rotate Left f through Carry d Rotate Right f through Carry d Subtract W from f d Subtract with Borrow W from f d Swap nibbles in f d Exclusive OR W with f <b>BYTE ORIENTED</b> d Decrement f, Skip if 0 Increment f, Skip if 0 <b>BIT-ORIENTED FILE</b> I b Bit Clear f b Bit Clear f b Bit Test f, Skip if Clear b Bit Test f, Skip if Set <b>ERATIONS</b> Add literal and W AND literal with W Inclusive OR literal with W Move literal to BSR Move literal to W Subtract W from literal Exclusive OR literal with W	d       Decrement f       1         d       Increment f       1         d       Inclusive OR W with f       1         d       Move f       1         Move W to f       1       1         d       Rotate Left f through Carry       1         d       Rotate Right f through Carry       1         d       Rotate Right f through Carry       1         d       Subtract W from f       1         d       Subtract with Borrow W from f       1         d       Exclusive OR W with f       1         BYTE ORIENTED SKIP OPERATIO         d       Decrement f, Skip if 0       1(2)         d       Increment f, Skip if 0       1(2)         d       Bit Clear f       1         b       Bit Clear f       1         b       Bit Test f, Skip if Set       1 (2)         ERATIONS       1       1         Move literal and W       1       1         Move literal to BSR       1       1	d         Decrement f         1         00           d         Increment f         1         00           d         Inclusive OR W with f         1         00           d         Move f         1         00           d         Move f         1         00           d         Rotate Left f through Carry         1         00           d         Rotate Right f through Carry         1         00           d         Subtract W from f         1         1         00           d         Exclusive OR W with f         1         00         0           d         Decrement f, Skip if 0         1(2)         00         0           d         Increment f, Skip if 0         1(2)         00         0           d         Bit Clear f         1         1         01           b         Bit Test f, Skip if Set         1         01         01           c         Add literal and W	d         Decrement f         1         00         00111           d         Increment f         1         00         1010           d         Inclusive OR W with f         1         00         1010           d         Move f         1         00         1000           Move W to f         1         00         1000           d         Rotate Left f through Carry         1         00         1100           d         Rotate Left f through Carry         1         00         1010           d         Subtract W from f         1         11         111         1011           d         Subtract with Borrow W from f         1         1         00         1100           d         Subtract with Borrow W from f         1         1         00         1101           d         Decrement f, Skip if 0         1(2)         00         1101           d         Decrement f, Skip if 0         1(2)         00         1011           d         Increment f, Skip if Set         1         01         01bb           b         Bit Clear f         1         01         01bb           b         Bit Test f, Skip if Set         1 (2)	d         Decrement f         1         00         0011         dfff           d         Inclusive OR W with f         1         00         1010         dfff           d         Move f         1         00         1000         dfff           d         Move f         1         00         1000         dfff           d         Move f         1         00         1000         dfff           d         Rotate Left fthrough Carry         1         00         1101         dfff           d         Rotate Right fthrough Carry         1         00         1100         dfff           d         Subtract W from f         1         1         100         1100         dfff           d         Subtract with Borrow W from f         1         1         00         1110         dfff           d         Subtract W with f         1         00         0110         dfff           d         Decrement f, Skip if 0         1         1         10         1111         dfff           d         Increment f, Skip if Clear         1         1         01         00bb         bfff           b         Bit Clear f         1         <	d         Decrement f         1         00         0011         dfff         ffff           d         Increment f         1         00         1010         dfff         fffff           d         Inclusive OR W with f         1         00         1000         dfff         fffff           d         Move f         1         00         1000         dfff         fffff           d         Rotate Left fthrough Carry         1         00         1101         dfff         fffff           d         Rotate Right fthrough Carry         1         00         1100         dfff         fffff           d         Subtract W from f         1         1         00         1100         dfff         fffff           d         Subtract with Borrow W from f         1         1         00         1101         dfff         fffff           d         Swap nibbles in f         1         00         1011         dfff         fffff           d         Decrement f, Skip if 0         1(2)         00         1111         dfff         fffff           d         Decrement f, Skip if Set         1         01         01bb         bfff         fffff	d         Decrement f         1         00         0011         dfff         ffff         Z           d         Increment f         1         00         1010         dfff         ffff         Z           d         Inclusive OR W with f         1         00         1010         dfff         ffff         Z           d         Move W to f         1         00         1000         dfff         ffff         Z           d         Rotate Left fthrough Carry         1         00         1000         dfff         ffff         C         C         DC, Z         C         DC, Z         C, DC, Z         C         C         C         C, DC, Z         C         C         D         D         D

#### TABLE 29-3: PIC16(L)F1933 INSTRUCTION SET

Note 1:If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

TABLE 29-3:	PIC16(L)F1933 INSTRUCTION SET (CONTINUED)
-------------	---

Mnemonic, Operands		Description	Cycles		14-Bit	Opcode	e	Status	Notes
		Description C		MSb			LSb	Affected	Notes
		CONTROL OPERA	TIONS						
BRA	k	Relative Branch	2	11	001k	kkkk	kkkk		
BRW	-	Relative Branch with W	2	00	0000	0000	1011		
CALL	k	Call Subroutine	2	10	0 kkk	kkkk	kkkk		
CALLW	-	Call Subroutine with W	2	00	0000	0000	1010		
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
RETFIE	k	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	0100	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
		INHERENT OPERA	TIONS					•	
CLRWDT	_	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
NOP	-	No Operation	1	00	0000	0000	0000		
OPTION	-	Load OPTION_REG register with W	1	00	0000	0110	0010		
RESET	-	Software device Reset	1	00	0000	0000	0001		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
TRIS	f	Load TRIS register with W	1	00	0000	0110	Offf		
		C-COMPILER OPT	IMIZED					•	
ADDFSR	n, k	Add Literal k to FSRn	1	11	0001	0nkk	kkkk		
MOVIW	n mm	Move Indirect FSRn to W with pre/post inc/dec	1	00	0000	0001	0nmm	Z	2, 3
		modifier, mm							
	k[n]	Move INDFn to W, Indexed Indirect.	1	11	1111	Onkk	kkkk	Z	2
MOVWI	n mm	Move W to Indirect FSRn with pre/post inc/dec	1	00	0000	0001	1nmm		2, 3
		modifier, mm							
	k[n]	Move W to INDFn, Indexed Indirect.	1	11	1111	1nkk	kkkk		2

Note 1:If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

**3:** See Table in the MOVIW and MOVWI instruction descriptions.

#### **Instruction Descriptions** 29.2

ADDFSR	Add Literal to FSRn			
Syntax:	[ label ] ADDFSR FSRn, k			
Operands:	-32 ≤ k ≤ 31 n ∈ [ 0, 1]			
Operation:	$FSR(n) + k \rightarrow FSR(n)$			
Status Affected:	None			
Description:	The signed 6-bit literal 'k' is added to the contents of the FSRnH:FSRnL register pair.			
	FOR is limited to the second OOOOk			

FSRn is limited to the range 0000h -FFFFh. Moving beyond these bounds will cause the FSR to wrap-around.

ANDLW	AND literal with W
Syntax:	[ <i>label</i> ] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. (k) $\rightarrow$ (W)
Status Affected:	Z
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.

ADDLW	Add literal and W
Syntax:	[ <i>label</i> ] ADDLW k
Operands:	$0 \leq k \leq 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

ANDWF	AND W with f		
Syntax:	[ <i>label</i> ] ANDWF f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	(W) .AND. (f) $\rightarrow$ (destination)		
Status Affected:	Z		
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.		

ADDWF	Add W and f				
Syntax:	[ <i>label</i> ] ADDWF f,d				
Operands:	$0 \le f \le 127$ $d \in [0,1]$				
Operation:	(W) + (f) $\rightarrow$ (destination)				
Status Affected:	C, DC, Z				
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.				

ASRF	Arithmetic Right Shift			
Syntax:	[ <i>label</i> ]ASRF f{,d}			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$			
Operation:	$(f<7>) \rightarrow dest<7>$ $(f<7:1>) \rightarrow dest<6:0>,$ $(f<0>) \rightarrow C,$			
Status Affected:	C, Z			
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. The MSb remains unchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in reg-			

ister 'f'.

					•
	►	register f	→	С	

ADDWFC	ADD W and CAR	RY bit to f
Syntax:	[ label ] ADDWFC	f {,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$	

Operation:	$(W) + (f) + (C) \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Add W, the Carry flag and data mem- ory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'.

BCF	Bit Clear f
Syntax:	[ label ] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

BTFSC	Bit Test f, Skip if Clear
Syntax:	[label]BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f <b>) = 0</b>
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction.

BRA	Relative Branch	BTFSS	Bit Test f, Skip if Set
Syntax:	[ label ] BRA label	Syntax:	[label]BTFSS f,b
	[ <i>label</i> ]BRA \$+k	Operands:	$0 \le f \le 127$
Operands:	-256 ≤ label - PC + 1 ≤ 255		0 ≤ b < 7
	$-256 \le k \le 255$	Operation:	skip if (f <b>) = 1</b>
Operation:	$(PC) + 1 + k \rightarrow PC$	Status Affected:	None
Status Affected:	None	Description:	If bit 'b' in register 'f' is '0', the next
Description:	Add the signed 9-bit literal 'k' to the		instruction is executed.
	PC. Since the PC will have incre-		If bit 'b' is '1', then the next
	mented to fetch the next instruction,		instruction is discarded and a NOP is
	the new address will be PC + 1 + k.		executed instead, making this a
	This instruction is a two-cycle instruc-		2-cycle instruction.
	tion. This branch has a limited range.		

BRW	Relative Branch with W
Syntax:	[ <i>label</i> ] BRW
Operands:	None
Operation:	$(PC) + (W) \to PC$
Status Affected:	None
Description:	Add the contents of W (unsigned) to the PC. Since the PC will have incre- mented to fetch the next instruction, the new address will be $PC + 1 + (W)$ . This instruction is a two-cycle instruc- tion.

BSF	Bit Set f
Syntax:	[ <i>label</i> ]BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	1 → (f <b>)</b>
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

CALL	Call Subroutine
Syntax:	[ <i>label</i> ] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	(PC)+ 1 $\rightarrow$ TOS, k $\rightarrow$ PC<10:0>, (PCLATH<6:3>) $\rightarrow$ PC<14:11>
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$00h \rightarrow WDT$ $0 \rightarrow WDT \text{ prescaler,}$ $1 \rightarrow TO$ $1 \rightarrow PD$
Status Affected:	TO, PD
Description:	CLRWDT instruction resets the Watch- dog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.

CALLW	Subroutine Call With W	COMF	Com
Syntax:	[ label ] CALLW	Syntax:	[ labe
Operands:	None	Operands:	0 ≤ f ≤
Operation:	(PC) +1 $\rightarrow$ TOS, (W) $\rightarrow$ PC<7:0>, (PCLATH<6:0>) $\rightarrow$ PC<14:8>	Operation: Status Affected:	d ∈ [0 ( <del>f</del> ) → Z
Status Affected:	None	Description:	The c
Description:	Subroutine call with W. First, the return address (PC + 1) is pushed onto the return stack. Then, the contents of W is loaded into PC<7:0>, and the contents of PCLATH into PC<14:8>. CALLW is a two-cycle instruction.		stored

OMF	Complement f
/ntax:	[ <i>label</i> ] COMF f,d
perands:	$0 \le f \le 127$ $d \in [0,1]$
peration:	$(\overline{f}) \rightarrow$ (destination)
atus Affected:	Z
escription:	The contents of register 'f' are com- plemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

DECF	Decrement f
Syntax:	[ <i>label</i> ] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	(f) - 1 $\rightarrow$ (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} \text{00h} \rightarrow (\text{W}) \\ 1 \rightarrow \text{Z} \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

DECFSZ	Decrement f, Skip if 0
Syntax:	[ <i>label</i> ] DECFSZ f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 $\rightarrow$ (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.

GOTO	Unconditional Branch
Syntax:	[ <i>label</i> ] GOTO k
Operands:	$0 \leq k \leq 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<6:3> $\rightarrow$ PC<14:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	(f) + 1 $\rightarrow$ (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.

IORLW	Inclusive OR literal with W
Syntax:	[ <i>label</i> ] IORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.

INCF	Increment f	IORWF	Inclusive OR W with f
Syntax:	[label] INCF f,d	Syntax:	[ <i>label</i> ] IORWF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) + 1 $\rightarrow$ (destination)	Operation:	(W) .OR. (f) $\rightarrow$ (destination)
Status Affected:	Z	Status Affected:	Z
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	Description:	Inclusive OR the W register with regis- ter 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

LSLF	Logical Left Shift
Syntax:	[ <i>label</i> ] LSLF f {,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \ \in \ [0,1] \end{array}$
Operation:	$(f<7>) \rightarrow C$ $(f<6:0>) \rightarrow dest<7:1>$ $0 \rightarrow dest<0>$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the left through the Carry flag. A '0' is shifted into the LSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.
	C ← register f ←0

LSRF	Logical Right Shift
Syntax:	[ <i>label</i> ]LSRF f{,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	$\begin{array}{l} 0 \rightarrow \text{dest<7>} \\ (\text{f<7:1>}) \rightarrow \text{dest<6:0>}, \\ (\text{f<0>}) \rightarrow \text{C}, \end{array}$
Status Affected:	C, Z
Description:	The contents of register 'f' are shifted one bit to the right through the Carry flag. A '0' is shifted into the MSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.

MOVF	Move f
Syntax:	[ <i>label</i> ] MOVF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f) \rightarrow (dest)$
Status Affected:	Z
Description:	The contents of register f is moved to a destination dependent upon the status of d. If $d = 0$ , destination is W register. If $d = 1$ , the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.
Words:	1
Cycles:	1
Example:	MOVF FSR, 0
	After Instruction W = value in FSR register Z = 1

MOVIW	Move INDFn to W
Syntax:	[ <i>label</i> ] MOVIW ++FSRn [ <i>label</i> ] MOVIWFSRn [ <i>label</i> ] MOVIW FSRn++ [ <i>label</i> ] MOVIW FSRn [ <i>label</i> ] MOVIW k[FSRn]
Operands:	n ∈ [0,1] mm ∈ [00,01, 10, 11] -32 ≤ k ≤ 31
Operation:	$\begin{split} &\text{INDFn} \rightarrow W \\ &\text{Effective address is determined by} \\ &\text{FSR + 1 (preincrement)} \\ &\text{FSR - 1 (predecrement)} \\ &\text{FSR + k (relative offset)} \\ &\text{After the Move, the FSR value will be} \\ &\text{either:} \\ &\text{FSR + 1 (all increments)} \\ &\text{FSR - 1 (all decrements)} \\ &\text{Unchanged} \end{split}$
Status Affected:	Z

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

#### MOVLB Move literal to BSR

Syntax:	[ <i>label</i> ]MOVLB k
Operands:	$0 \leq k \leq 15$
Operation:	$k \rightarrow BSR$
Status Affected:	None
Description:	The five-bit literal 'k' is loaded into the Bank Select Register (BSR).

MOVLP	Move literal to PCLATH
Syntax:	[ <i>label</i> ]MOVLP k
Operands:	$0 \leq k \leq 127$
Operation:	$k \rightarrow PCLATH$
Status Affected:	None
Description:	The seven-bit literal 'k' is loaded into the PCLATH register.
MOVLW	Move literal to W

Syntax:	[ <i>label</i> ] MOVLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The eight-bit literal 'k' is loaded into W register. The "don't cares" will assemble as '0's.
Words:	1
Cycles:	1
Example:	MOVLW 0x5A
	After Instruction W = 0x5A

MOVWF	Move W to f
Syntax:	[ <i>label</i> ] MOVWF f
Operands:	$0 \leq f \leq 127$
Operation:	$(W) \rightarrow (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.
Words:	1
Cycles:	1
Example:	MOVWF OPTION_REG
	Before Instruction OPTION_REG = 0xFF W = 0x4F
	After Instruction OPTION_REG = 0x4F W = 0x4F

MOVWI	Move W to INDFn
Syntax:	[ <i>label</i> ] MOVWI ++FSRn [ <i>label</i> ] MOVWIFSRn [ <i>label</i> ] MOVWI FSRn++ [ <i>label</i> ] MOVWI FSRn [ <i>label</i> ] MOVWI k[FSRn]
Operands:	n ∈ [0,1] mm ∈ [00,01,10,11] -32 ≤ k ≤ 31
Operation:	<ul> <li>W → INDFn</li> <li>Effective address is determined by</li> <li>FSR + 1 (preincrement)</li> <li>FSR - 1 (predecrement)</li> <li>FSR + k (relative offset)</li> <li>After the Move, the FSR value will be either:</li> <li>FSR + 1 (all increments)</li> <li>FSR - 1 (all decrements)</li> <li>Unchanged</li> </ul>
Status Affected:	None

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

NOP	
-----	--

## No Operation

Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.
Words:	1
Cycles:	1
Example:	NOP

OPTION	Load OPTION_REG Register with W
Syntax:	[label] OPTION
Operands:	None
Operation:	$(W) \rightarrow OPTION\_REG$
Status Affected:	None
Description:	Move data from W register to OPTION_REG register.
Words:	1
Cycles:	1
Example:	OPTION
	Before Instruction OPTION_REG = 0xFF W = 0x4F After Instruction OPTION_REG = 0x4F W = 0x4F

RESET	Software Reset
Syntax:	[label] RESET
Operands:	None
Operation:	Execute a device Reset. Resets the $\overline{RI}$ flag of the PCON register.
Status Affected:	None
Description:	This instruction provides a way to execute a hardware Reset by soft- ware.

RETFIE	Return from Interrupt	
Syntax:	[label] RETFIE	
Operands:	None	
Operation:	$TOS \rightarrow PC, \\ 1 \rightarrow GIE$	
Status Affected:	None	
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two-cycle instruction.	
Words:	1	
Cycles:	2	
Example:	RETFIE	
	After Interrupt PC = TOS GIE = 1	

RETURN	Return from Subroutine
Syntax:	[label] RETURN
Operands:	None
Operation:	$TOS \rightarrow PC$
Status Affected:	None
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.

RETLW	Return with literal in W	RLF	Rotate Left f through Carry
Syntax:	[ <i>label</i> ] RETLW k	Syntax:	[ <i>label</i> ] RLF f,d
Operands:	$0 \leq k \leq 255$	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$k \rightarrow (W);$ TOS $\rightarrow$ PC	Operation:	See description below
Status Affected:	None	Status Affected:	С
Description:	bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle the W register. If 'd' is '1',		The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.
Words:	1		C Register f
Cycles:	2	Words:	1
Example:	CALL TABLE;W contains table ;offset value	Cycles:	1
	• ;W now has table value	Example:	RLF REG1,0
TABLE	•		Before Instruction
	ADDWF PC ;W = offset RETLW kl ;Begin table		REG1 = 1110 0110 C = 0 After Instruction
	RETLW k2 ; •		REG1 = 1110 0110
	•		W = 1100 1100
			C = 1
	RETLW kn ; End of table		
	Before Instruction W = 0x07 After Instruction		

W =

value of k8

 $W<3:0> \le k<3:0>$ 

RRF	Rotate Right f through Carry	
Syntax:	[ <i>label</i> ] RRF f,d	
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$	
Operation:	See description below	
Status Affected:	С	
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	
	C Register f	

SUBLW	Subtract W	/ from literal
Syntax:	[label] Sl	JBLW k
Operands:	$0 \leq k \leq 255$	
Operation:	$k - (W) \rightarrow (W)$	
Status Affected:	C, DC, Z	
Description:	The W register is subtracted (2's com- plement method) from the eight-bit literal 'k'. The result is placed in the W register.	
	<b>C =</b> 0	W > k
	C = 1	$W \le k$
	DC = 0	W<3:0> > k<3:0>

**DC =** 1

SLEEP	Enter Sleep mode
Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} \text{O0h} \rightarrow \text{WDT,} \\ 0 \rightarrow \text{WDT prescaler,} \\ 1 \rightarrow \overline{\text{TO}}, \\ 0 \rightarrow \overline{\text{PD}} \end{array}$
Status Affected:	TO, PD
Description:	The power-down Status bit, $\overline{\text{PD}}$ is cleared. Time-out Status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its pres- caler are cleared. The processor is put into Sleep mode with the oscillator stopped.

SUBWF	Subtract W from f								
Syntax:	[ <i>label</i> ] SUBWF f,d								
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$								
Operation:	(f) - (W) $\rightarrow$ (destination)								
Status Affected:	C, DC, Z								
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f.								
	C = 0 W > f								
	<b>C</b> = 1 W ≤ f								

<b>C =</b> 1	$W \leq f$
DC = 0	W<3:0> > f<3:0>
DC = 1	W<3:0> ≤ f<3:0>

SUBWFB	Subtract W from f with Borrow
Syntax:	SUBWFB f {,d}
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f) - (W) - (\overline{B}) \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Subtract W and the BORROW flag (CARRY) from register 'f' (2's comple- ment method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

SWAPF	Swap Nibbles in f					
Syntax:	[label] SWAPF f,d					
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$					
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$					
Status Affected:	None					
Description:	The upper and lower nibbles of regis- ter 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.					

XORLW	Exclusive OR literal with W								
Syntax:	[ <i>label</i> ] XORLW k								
Operands:	$0 \le k \le 255$								
Operation:	(W) .XOR. $k \rightarrow$ (W)								
Status Affected:	Z								
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.								

TRIS	Load TRIS Register with W	XORWF	Exclusive OR W with f
Syntax:	[ <i>label</i> ] TRIS f	Syntax:	[ <i>label</i> ] XORWF f,d
Operands:	$5 \leq f \leq 7$	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(W) \rightarrow TRIS$ register 'f'	<b>o</b> "	
Status Affected:	None	Operation:	(W) .XOR. (f) $\rightarrow$ (destination)
Description:	Move data from W register to TRIS	Status Affected:	Z
2000 pilon.	register. When 'f' = 5, TRISA is loaded. When 'f' = 6, TRISB is loaded. When 'f' = 7, TRISC is loaded.	Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.


# 30.0 ELECTRICAL SPECIFICATIONS

# Absolute Maximum Ratings<sup>(†)</sup>


Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss, PIC16F1933	0.3V to +6.5V
Voltage on VCAP pin with respect to Vss, PIC16F1933	-0.3V to +4.0V
Voltage on VDD with respect to Vss, PIC16LF1933	0.3V to +4.0V
Voltage on MCLR with respect to Vss	-0.3V to +9.0V
Voltage on all other pins with respect to Vss	0.3V to (VDD + 0.3V)
Total power dissipation <sup>(1)</sup>	800 mW
Maximum current out of Vss pin, -40°C $\leq$ TA $\leq$ +85°C for industrial	255 mA
Maximum current out of Vss pin, -40°C $\leq$ TA $\leq$ +125°C for extended	105 mA
Maximum current into VDD pin, -40°C $\leq$ TA $\leq$ +85°C for industrial	170 mA
Maximum current into VDD pin, -40°C $\leq$ TA $\leq$ +125°C for extended	70 mA
Clamp current, Ik (VPIN < 0 or VPIN > VDD)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
<b>Note 1:</b> Power dissipation is calculated as follows: PDIS = VDD x {IDD $-\sum$ IOH} + $\sum$ {(VDD	- VOH) x IOH} + $\Sigma$ (VOI x IOL).


† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.











# 30.1 DC Characteristics: Supply Voltage

PIC16LF	1933		$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \\ \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \\ \end{array} $						
PIC16F1	933								
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
D001	Vdd	Supply Voltage (VDDMIN, VDDMAX)					·		
		PIC16LF1933	1.8 2.5	_	3.6 3.6	V V	Fosc ≤ 16 MHz: Fosc ≤ 32 MHz ( <b>Note 2</b> )		
D001		PIC16F1933	1.8 2.5	_	5.5 5.5	V V	Fosc ≤ 16 MHz: Fosc ≤ 32 MHz ( <b>Note 2</b> )		
D002*	Vdr	RAM Data Retention Voltage <sup>(1)</sup>					•		
		PIC16LF1933	1.5		_	V	Device in Sleep mode		
D002*		PIC16F1933	1.7	_	_	V	Device in Sleep mode		
D002A*	VPOR*	Power-on Reset Release Voltage	_	1.6	—	V			
D002B*	VPORR*	Power-on Reset Rearm Voltage							
		PIC16LF1933		0.8	_	V			
D002B*		PIC16F1933		1.42	_	V			
D003	VADFVR	Fixed Voltage Reference Voltage for ADC	-8	_	6	%	$\begin{array}{l} 1.024V, \ VDD \geq 2.5V\\ 2.048V, \ VDD \geq 2.5V\\ 4.096V, \ VDD \geq 4.75V \end{array}$		
D003A	VCDAFVR	Fixed Voltage Reference Voltage for Comparator and DAC	-11	—	7	%	$\begin{array}{l} 1.024V, \ VDD \geq 2.5V\\ 2.048V, \ VDD \geq 2.5V\\ 4.096V, \ VDD \geq 4.75V \end{array}$		
D003B	VLCDFVR	Fixed Voltage Reference Voltage for LCD Bias	-11	_	10	%	$3.072V, VDD \geq 3.6V$		
D004*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—	—	V/ms	See Section 6.1 "Power-On Reset (POR)" for details.		

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

**2:** PLL required for 32 MHz operation.




FIGURE 30-4: POR AND POR REARM WITH SLOW RISING VDD

# 30.2 DC Characteristics: Supply Currents (IDD)

PIC16LF	1933					s (unless otherwise stated) C $\leq$ TA $\leq$ +85°C for industrial C $\leq$ TA $\leq$ +125°C for extended		
PIC16F1933				d Operati g tempera	ature	litions (unless otherwise stated) -40°C $\leq$ TA $\leq$ +85°C for industrial -40°C $\leq$ TA $\leq$ +125°C for extended		
Param	Device						Conditions	
No.	Characteristics	Min.	Тур†	Max.	Units	VDD	Note	
	Supply Current (IDD) <sup>(1)</sup>	, 2)						
D009	LDO Regulator	-	350	—	μA	—	HS, EC OR INTOSC/INTOSCIO (8-16 MHz) Clock modes with all VCAP pins disabled	
			50	_	μA		All VCAP pins disabled	
			30	—	μΑ		VCAP enabled	
		—	5	—	μA	—	LP Clock mode and Sleep (requires FVR and BOR to be disabled)	
D010		_	8	14	μA	1.8	Fosc = 32 kHz	
		-	12	18	μA	3.0	LP Oscillator mode (Note 4), $-40^{\circ}C \le TA \le +85^{\circ}C$	
D010		_	23	63	μA	1.8	Fosc = 32 kHz	
			28	74	μA	3.0	LP Oscillator mode (Note 4, Note 5),	
		—	33	79	μA	5.0	$-40^{\circ}C \le TA \le +85^{\circ}C$	
D010A		_	10	18	μA	1.8	Fosc = 32 kHz	
		-	15	20	μΑ	3.0	LP Oscillator mode (Note 4) -40°C $\leq$ TA $\leq$ +125°C	
D010A		—	24	79	μA	1.8	Fosc = 32 kHz	
		_	30	93	μA	3.0	LP Oscillator mode (Note 4, Note 5)	
		—	35	99	μA	5.0	$-40^{\circ}C \le TA \le +125^{\circ}C$	
D011		_	120	160	μΑ	1.8	Fosc = 1 MHz	
			200	255	μΑ	3.0	XT Oscillator mode	
D011			160	195	μA	1.8	Fosc = 1 MHz	
		_	230	275	μA	3.0	XT Oscillator mode (Note 5)	
			280	410	μA	5.0		
D012			325	370	μA	1.8	Fosc = 4 MHz	
		-	600	710	μΑ	3.0	XT Oscillator mode	
D012			350	410	μΑ	1.8	Fosc = 4 MHz	
			625	765	μΑ	3.0	XT Oscillator mode (Note 5)	
		—	700	850	μΑ	5.0		

**Note 1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

**3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

4: FVR and BOR are disabled.

**5:** 0.1 μF capacitor on VCAP.

6: 8 MHz crystal oscillator with 4x PLL enabled.

# 30.2 DC Characteristics: Supply Currents (IDD) (Continued)

PIC16LF	1933	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended								
PIC16F1	933		d Operati g tempera	ature -	40°C ≤ T	ess otherwise stated) ≤ +85°C for industrial ≤ +125°C for extended				
Param	Device	Min.	Typ† Max.		Units		Conditions			
No.	Characteristics		IJPI	max.	Units	VDD	Note			
Supply Current (IDD) <sup>(1, 2)</sup>										
D013		—	60	90	μA	1.8	Fosc = 500 kHz			
			85	135	μA	3.0	EC Oscillator Low-Power mode			
D013			60	137	μA	1.8	Fosc = 500 kHz			
			85	194	μA	3.0	EC Oscillator Low-Power mode (Note 5)			
			95	230	μA	5.0				
D014			300	340	μA	1.8	Fosc = 4 MHz			
		—	400	650	μA	3.0	EC Oscillator mode Medium-Power mode			
D014			350	375	μA	1.8	Fosc = 4 MHz			
			550	700	μA	3.0	EC Oscillator mode (Note 5) Medium-Power mode			
		—	600	900	μΑ	5.0				
D015		_	3.7	4.2	mA	3.0	Fosc = 32 MHz			
		—	4.2	5.2	mA	3.6	EC Oscillator High-Power mode			
D015		_	3.7	4.2	mA	3.0	Fosc = 32 MHz			
		—	3.9	4.7	mA	5.0	EC Oscillator High-Power mode (Note 5)			
D016		—	4	10	μA	1.8	Fosc = 32 kHz			
		—	7	13	μA	3.0	LFINTOSC mode, 85°C			
D016		_	27	61	μA	1.8	Fosc = 32 kHz			
			33	74	μA	3.0	LFINTOSC mode, 85°C (Note 5)			
		—	34	76	μA	5.0				

**Note 1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in k $\Omega$ .

- 4: FVR and BOR are disabled.
- 5: 0.1  $\mu$ F capacitor on VCAP.

6: 8 MHz crystal oscillator with 4x PLL enabled.

## 30.2 DC Characteristics: Supply Currents (IDD) (Continued)

PIC16LF	1933	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
PIC16F1933				d Operati g tempera	ature -	$-40^{\circ}C \le T_{c}$	less otherwise stated) A ≤ +85°C for industrial A ≤ +125°C for extended	
Param	Device	Min.	Tunt	Max.	Units	Conditions		
No.	Characteristics	IVIII.	Тур†	IVIAX.	Units	Vdd	Note	
	Supply Current (IDD) <sup>(1,</sup>	2)						
D017			130	175	μA	1.8	Fosc = 500 kHz	
		_	165	210	μA	3.0	MFINTOSC mode	
D017		_	150	200	μA	1.8	Fosc = 500 kHz	
		_	210	240	μA	3.0	MFINTOSC mode (Note 5)	
		_	270	330	μA	5.0		
D018		_	0.8	1.1	mA	1.8	Fosc = 8 MHz	
			1.3	1.7	mA	3.0	HFINTOSC mode	
D018		_	0.9	1.1	mA	1.8	Fosc = 8 MHz	
			1.4	1.7	mA	3.0	HFINTOSC mode (Note 5)	
			1.6	1.8	mA	5.0		
D019		—	1.3	1.7	mA	1.8	Fosc = 16 MHz	
			2.2	2.6	mA	3.0	HFINTOSC mode	
D019		_	1.4	1.6	mA	1.8	Fosc = 16 MHz	
			2.2	2.6	mA	3.0	HFINTOSC mode (Note 5)	
			2.4	3.0	mA	5.0		
D020		_	3.9	4.5	mA	3.0	Fosc = 32 MHz	
			4.7	5.6	mA	3.6	HFINTOSC mode	
D020		—	3.9	4.5	mA	3.0	Fosc = 32 MHz	
		—	4.1	5.7	mA	5.0	HFINTOSC mode	
D021		—	300	350	μA	1.8	Fosc = 4 MHz	
		_	500	675	μA	3.0	EXTRC mode (Note 3)	
D021		_	350	390	μA	1.8	Fosc = 4 MHz	
		_	550	720	μA	3.0	EXTRC mode (Note 3, Note 5)	
		_	620	790	μA	5.0		
D022		—	2.7	4.4	mA	3.0	Fosc = 32 MHz	
		_	2.9	5.7	mA	3.6	HS Oscillator mode (Note 6)	
D022		—	3.6	4.4	mA	3.0	Fosc = 32 MHz	
			3.9	4.7	mA	5.0	HS Oscillator mode (Note 5, Note 6)	

Note 1: The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

**3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

4: FVR and BOR are disabled.

**5:** 0.1 μF capacitor on VCAP.

6: 8 MHz crystal oscillator with 4x PLL enabled.

PIC16LF1933				$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array} $						
PIC16F19	33	$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param	Device Characteristics	Min.	Тур†	Max.	Max.	Units		Conditions		
No.			-71-1	+85°C	+125°C		VDD	Note		
	Power-down Base Current	(IPD) <sup>(2)</sup>								
D023			0.06	1	7	μA	1.8	WDT, BOR, FVR, and T1OSC		
		—	0.08	2	8	μA	3.0	disabled, all Peripherals Inactive		
D023			20	55	69	μA	1.8	WDT, BOR, FVR, and T1OSC		
		—	24	58	72	μA	3.0	disabled, all Peripherals Inactive		
		—	26	60	75	μA	5.0			
D024		_	0.5	6	8	μA	1.8	LPWDT Current (Note 1)		
		—	0.8	7	9	μA	3.0			
D024		_	20	56	70	μA	1.8	LPWDT Current (Note 1)		
		_	25	59	73	μA	3.0			
		—	26	61	76	μA	5.0			
D025			9	20	20	μA	1.8	FVR current		
		—	9	23	23	μA	3.0			
D025		—	36	96	120	μA	1.8	FVR current (Note 4)		
		—	43	110	140	μA	3.0			
		_	75	140	170	μA	5.0			
D026		_	8	17	17	μA	3.0	BOR Current (Note 1)		
D026		—	28	96	120	μA	3.0	BOR Current (Note 1, Note 4)		
		—	30	130	170	μA	5.0			
D027		_	0.6	5	5	μA	1.8	T1OSC Current (Note 1)		
			3.9	9	9.5	μA	3.0			
D027		—	22	57	71	μA	1.8	T1OSC Current (Note 1)		
		_	28	62	78	μA	3.0			
		_	33	66	83	μA	5.0			

#### 30.3 DC Characteristics: Power-Down Currents (IPD)

t Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral  $\Delta$  current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

**3:** A/D oscillator source is FRC.

4: 0.1 μF capacitor on VCAP.

## 30.3 DC Characteristics: Power-Down Currents (IPD) (Continued)

PIC16LF1	933			rd Operating temper		litions (unless otherwise stated) -40°C $\leq$ TA $\leq$ +85°C for industrial -40°C $\leq$ TA $\leq$ +125°C for extended				
PIC16F19	33			rd Operation ng temper		itions (unless otherwise stated) -40°C $\leq$ TA $\leq$ +85°C for industrial -40°C $\leq$ TA $\leq$ +125°C for extended				
Param	Device Characteristics	Min.	Typt	Max.	Max.	Units		Conditions		
No.	Device characteristics		1961	+85°C	+125°C	onito	VDD	Note		
	Power-down Base Current	(IPD) <sup>(2)</sup>								
D028			0.1	1	7	μA	1.8	A/D Current (Note 1, Note 3),		
		—	0.1	2	8	μA	3.0	no conversion in progress		
D028			16	56	70	μA	1.8	A/D Current (Note 1, Note 3),		
			21	58	78	μA	3.0	no conversion in progress		
		_	25	61	88	μA	5.0			
D028A		—	250	—	_	μA	1.8	A/D Current (Note 1, Note 3),		
		—	250		_	μA	3.0	conversion in progress		
D028A		—	280	—		μA	1.8	A/D Current (Note 1, Note 3,		
		—	280	_	_	μA	3.0	Note 4), conversion in progress		
		—	280	_		μA	5.0			
D029		_	1.9	6	6	μA	1.8	Cap Sense, Low-Power mode		
		_	3.6	9	9	μA	3.0	CPSRM = 0, cpsrng = 01 (Note 1)		
D029		_	20	61	76	μA	1.8	Cap Sense, Low-Power mode		
		—	24	64	79	μA	3.0	CPSRM = 0, cpsrng = 01		
		—	26	66	83	μA	5.0	(Note 1)		
D030		_	1	_	_	μA	3.0	LCD Bias Ladder, Low-power		
		—	10	_	_	μA	3.0	LCD Bias Ladder, Medium-power		
		—	75		_	μA	3.0	LCD Bias Ladder, High-power		
D030		_	1	_	_	μA	5.0	LCD Bias Ladder, Low-power		
			10		_	μA	5.0	LCD Bias Ladder, Medium-power		
		_	75		_	μA	5.0	LCD Bias Ladder, High-power		
D031		_	16	18	18	μA	1.8	Comparator, Low-Power mode		
			18	20	20	μA	3.0			
D031			27	65	81	μA	1.8	Comparator, Low-Power mode		
		_	30	75	94	μA	3.0			
		_	32	76	95	μA	5.0			

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral △ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

3: A/D oscillator source is FRC.

**4:** 0.1 μF capacitor on VCAP.

30.4	DC Characteristics: I/O Port	S
		Standard

	DC C	HARACTERISTICS	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
	VIL	Input Low Voltage								
		I/O PORT:								
D032		with TTL buffer	—		0.8	V	$4.5V \leq V\text{DD} \leq 5.5V$			
D032A			—	_	0.15 VDD	V	$1.8V \leq V\text{DD} \leq 4.5V$			
D033		with Schmitt Trigger buffer		_	0.2 VDD	V	$2.0V \leq V\text{DD} \leq 5.5V$			
		with I <sup>2</sup> C <sup>™</sup> levels		_	0.3 VDD	V				
		with SMBus levels		_	0.8	V	$2.7V \le V\text{DD} \le 5.5V$			
D034		MCLR, OSC1 (RC mode)		_	0.2 VDD	V	(Note 1)			
D034A		OSC1 (HS mode)		_	0.3 VDD	V				
	VIH	Input High Voltage	<u>.</u>							
		I/O PORT:								
D040		with TTL buffer	2.0	_	_	V	$4.5V \le VDD \le 5.5V$			
D040A			0.25 VDD + 0.8	—	_	V	$1.8V \leq V\text{DD} \leq 4.5V$			
D041		with Schmitt Trigger buffer	0.8 VDD	_	_	V	$2.0V \le VDD \le 5.5V$			
		with I <sup>2</sup> C™ levels	0.7 VDD	_	_	V				
		with SMBus levels	2.1	_	_	V	$2.7V \le VDD \le 5.5V$			
D042		MCLR	0.8 VDD	_	_	V				
D043A		OSC1 (HS mode)	0.7 VDD	_	_	V				
D043B		OSC1 (RC mode)	0.9 VDD	_	_	V	VDD > 2.0V (Note 1)			
	liL	Input Leakage Current <sup>(2)</sup>								
D060		I/O ports	—	± 5	± 125	nA	VSS $\leq$ VPIN $\leq$ VDD, Pin at high- impedance @ 85°C			
				± 5	± 1000	nA	125°C			
D061		MCLR <sup>(3)</sup>	—	± 50	± 200	nA	$Vss \le Vpin \le Vdd @ 85^{\circ}C$			
	IPUR	Weak Pull-up Current								
D070*			25	100	200		VDD = 3.3V, VPIN = VSS			
			25	140	300	μA	VDD = 5.0V, VPIN = VSS			
	VOL	Output Low Voltage <sup>(4)</sup>				_				
D080		I/O ports	_	—	0.6	V	IOL = 8mA, VDD = 5V IOL = 6mA, VDD = 3.3V IOL = 1.8mA, VDD = 1.8V			
	Voh	Output High Voltage <sup>(4)</sup>				1	1			
D090		I/O ports	Vdd - 0.7	_	_	v	ІОН = 3.5mA, VDD = 5V ІОН = 3mA, VDD = 3.3V ІОН = 1mA, VDD = 1.8V			

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: Including OSC2 in CLKOUT mode.

## 30.4 DC Characteristics: I/O Ports (Continued)

	DC CI	IARACTERISTICS	Standard Operating Conditions (unless otherwise stated)Operating temperature -40°C $\leq$ TA $\leq$ +85°C for industrial-40°C $\leq$ TA $\leq$ +125°C for extended						
Param No.         Sym.         Characteristic         Min.         Typ†         Max.         Units							Conditions		
		Capacitive Loading Specs on	Output Pins	i					
D101*	COSC2	OSC2 pin	—	—	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1		
D101A*	Сю	All I/O pins	—	—	50	pF			
		VCAP Capacitor Charging							
D102		Charging current	—	200	_	μΑ			
D102A		Source/sink capability when charging complete	_	0.0	_	mA			

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

**3:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: Including OSC2 in CLKOUT mode.

DC CHA	ARACTE	RISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$						
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
		Program Memory Programming Specifications							
D110	VIHH	Voltage on MCLR/VPP/RE3 pin	8.0	—	9.0	V	(Note 3, Note 4)		
D111	IDDP	Supply Current during Programming	—	—	10	mA			
D112		VDD for Bulk Erase	2.7		VDDMAX	V			
D113	VPEW	VDD for Write or Row Erase	VDDMIN	—	VDDMAX	V			
D114	IPPPGM	Current on MCLR/VPP during Erase/Write	_	_	1.0	mA			
D115	IDDPGM	Current on VDD during Erase/ Write	—	—	5.0	mA			
		Data EEPROM Memory							
D116	ED	Byte Endurance	100K	—		E/W	-40°C to +85°C		
D117	VDRW	VDD for Read/Write	VDDMIN	—	VDDMAX	V			
D118	TDEW	Erase/Write Cycle Time	—	4.0	5.0	ms			
D119	TRETD	Characteristic Retention	_	40	_	Year	Provided no other specifications are violated		
D120	TREF	Number of Total Erase/Write Cycles before Refresh <sup>(2)</sup>	1M	10M	—	E/W	-40°C to +85°C		
		Program Flash Memory							
D121	Eр	Cell Endurance	10K	_	—	E/W	-40°C to +85°C (Note 1)		
D122	VPRW	VDD for Read/Write	VDDMIN	—	VDDMAX	V			
D123	Tiw	Self-timed Write Cycle Time	—	2	2.5	ms			
D124	TRETD	Characteristic Retention	—	40	—	Year	Provided no other specifications are violated		

## 30.5 Memory Programming Requirements

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Self-write and Block Erase.

2: Refer to Section 11.2 "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance.

**3:** Required only if single-supply programming is disabled.

4: The MPLAB ICD 2 does not support variable VPP output. Circuitry to limit the ICD 2 VPP voltage must be placed between the ICD 2 and target system when programming or debugging with the ICD 2.

## **30.6** Thermal Considerations

	•	Conditions (unless otherwise stated) re $-40^{\circ}C \le TA \le +125^{\circ}C$			
Param No.	Sym.	Characteristic	Тур.	Units	Conditions
TH01	θJA	Thermal Resistance Junction to Ambient	60.0	°C/W	28-pin SPDIP package
			69.7	°C/W	28-pin SOIC package
			71.0	°C/W	28-pin SSOP package
			27.5	°C/W	28-pin UQFN 4x4mm package
			31.1	°C/W	28-pin QFN 6x6mm package
TH02	θJC	Thermal Resistance Junction to Case	29.0	°C/W	28-pin SPDIP package
			18.9	°C/W	28-pin SOIC package
			24.0	°C/W	28-pin SSOP package
			24.0	°C/W	28-pin UQFN 4x4mm package
			5.0	°C/W	28-pin QFN 6x6mm package
TH03	TJMAX	Maximum Junction Temperature	150	°C	
TH04	PD	Power Dissipation		W	PD = PINTERNAL + PI/O
TH05	PINTERNAL	Internal Power Dissipation		W	PINTERNAL = IDD x VDD <sup>(1)</sup>
TH06	Pi/o	I/O Power Dissipation		W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$
TH07	Pder	Derated Power	_	W	Pder = PDmax (Tj - Ta)/θja <sup>(2)</sup>

Note 1: IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature

**3:** T<sub>J</sub> = Junction Temperature


# 30.7 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:


- 1. TppS2ppS
- 2. TppS

2. TPp0			
Т			
F	Frequency	Т	Time
Lowerc	case letters (pp) and their meanings:		
рр			
сс	CCP1	OSC	OSC1
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O PORT	t1	T1CKI
mc	MCLR	wr	WR
Upperc	case letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance

### FIGURE 30-5: LOAD CONDITIONS



# 30.8 AC Characteristics: PIC16(L)F1933-I/E



### FIGURE 30-6: CLOCK TIMING

### TABLE 30-1: CLOCK OSCILLATOR TIMING REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$									
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions		
OS01	Fosc	External CLKIN Frequency <sup>(1)</sup>	DC	_	0.5	MHz	EC Oscillator mode (low)		
			DC	_	4	MHz	EC Oscillator mode (medium)		
			DC	_	20	MHz	EC Oscillator mode (high)		
		Oscillator Frequency <sup>(1)</sup>	—	32.768	_	kHz	LP Oscillator mode		
			0.1	_	4	MHz	XT Oscillator mode		
			1		4	MHz	HS Oscillator mode		
			1		20	MHz	HS Oscillator mode, VDD > 2.7V		
			DC		4	MHz	RC Oscillator mode, VDD > 2.0V		
OS02	Tosc	External CLKIN Period <sup>(1)</sup>	27		×	μs	LP Oscillator mode		
			250		×	ns	XT Oscillator mode		
			50		×	ns	HS Oscillator mode		
			50	_	×	ns	EC Oscillator mode		
		Oscillator Period <sup>(1)</sup>	—	30.5	_	μs	LP Oscillator mode		
			250	_	10,000	ns	XT Oscillator mode		
			50	_	1,000	ns	HS Oscillator mode		
			250	_	—	ns	RC Oscillator mode		
OS03	TCY	Instruction Cycle Time <sup>(1)</sup>	200	TCY	DC	ns	TCY = 4/FOSC		
OS04*	TosH,	External CLKIN High,	2	—	—	μs	LP oscillator		
	TosL	External CLKIN Low	100	—	—	ns	XT oscillator		
			20	_	—	ns	HS oscillator		
OS05*	TosR,	External CLKIN Rise,	0	—	×	ns	LP oscillator		
	TosF	External CLKIN Fall	0	—	×	ns	XT oscillator		
			0	_	×	ns	HS oscillator		

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

### TABLE 30-2: OSCILLATOR PARAMETERS

Param No.	Sym.	Characteristic	Freq. Tolerance	Min.	Тур†	Max.	Units	Conditions
OS08	HFosc	Internal Calibrated HFINTOSC Frequency <sup>(1)</sup>	±2% ±3%		16.0 16.0		MHz MHz	$\begin{array}{l} 0^{\circ}C \leq TA \leq +60^{\circ}C, \ VDD \geq 2.5V \\ 60^{\circ}C \leq TA \leq 85^{\circ}C, \ VDD \geq 2.5V \end{array}$
			±5%	—	16.0	—	MHz	$-40^\circ C \le TA \le +125^\circ C$
OS08A	MFosc	Internal Calibrated MFINTOSC Frequency <sup>(1)</sup>	±2% ±3%		500 500		kHz kHz	$\begin{array}{l} 0^{\circ}C \leq TA \leq +60^{\circ}C, \ VDD \geq 2.5V\\ 60^{\circ}C \leq TA \leq 85^{\circ}C, \ VDD \geq 2.5V \end{array}$
			±5%	_	500	—	kHz	$-40^\circ C \le T A \le +125^\circ C$
OS09	LFosc	Internal LFINTOSC Frequency	±25%		31		kHz	$-40^\circ C \le TA \le +125^\circ C$
OS10*	TIOSC ST	HFINTOSC Wake-up from Sleep Start-up Time	—	_	3.2	8	μS	
		MFINTOSC Wake-up from Sleep Start-up Time	—	—	24	35	μS	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1  $\mu$ F and 0.01  $\mu$ F values in parallel are recommended.

### TABLE 30-3: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.7V TO 5.5V)


Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
F10	Fosc	Oscillator Frequency Range (Note 1)	4		8	MHz	
F11	Fsys	On-Chip VCO System Frequency	16	—	32	MHz	
F12	TRC	PLL Start-up Time (Lock Time)	—	—	2	ms	
F13*	$\Delta \text{CLK}$	CLKOUT Stability (Jitter)	-0.25%		+0.25%	%	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** The min. and max. frequency specifications are the oscillator nominal frequencies. Oscillators may have frequency tolerances of up to ±5%.






	Standard Operating Conditions (unless otherwise stated) Dperating Temperature -40°C $\leq$ TA $\leq$ +125°C									
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
OS11	TosH2ckL	Fosc↑ to CLKOUT↓ <sup>(1)</sup>	—	_	70	ns	VDD = 3.3-5.0V			
OS12	TosH2ckH	Fosc↑ to CLKOUT↑ <sup>(1)</sup>	_	_	72	ns	VDD = 3.3-5.0V			
OS13	TckL2ioV	CLKOUT↓ to Port out valid <sup>(1)</sup>	_	_	20	ns				
OS14	TioV2ckH	Port input valid before CLKOUT↑ <sup>(1)</sup>	Tosc + 200 ns			ns				
OS15	TosH2ioV	Fosc↑ (Q1 cycle) to Port out valid	_	50	70*	ns	VDD = 3.3-5.0V			
OS16	TosH2iol	Fosc↑ (Q2 cycle) to Port input invalid (I/O in hold time)	50			ns	VDD = 3.3-5.0V			
OS17	TioV2osH	Port input valid to Fosc↑ (Q2 cycle) (I/O in setup time)	20	_		ns				
OS18	TioR	Port output rise time	_	40	72	ns	VDD = 1.8V			
			—	15	32		VDD = 3.3-5.0V			
OS19	TioF	Port output fall time	—	28	55	ns	VDD = 1.8V			
			—	15	30		VDD = 3.3-5.0V			
OS20*	Tinp	INT pin input high or low time	25	_	—	ns				
OS21*	Tioc	Interrupt-on-change new input level time	25	_	_	ns				


These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated.


Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

\*









#### TABLE 30-5: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET PARAMETERS

Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
30	ТмсL	MCLR Pulse Width (low)	2			μs	
31	TWDTLP	Low-Power Watchdog Timer Time-out Period	10	16	27	ms	VDD = 3.3V-5V 1:16 Prescaler used
32	Tost	Oscillator Start-up Timer Period <sup>(1)</sup>		1024		Tosc	
33*	TPWRT	Power-up Timer Period, PWRTE = 0	40	65	140	ms	
34*	Tioz	I/O high-impedance from MCLR Low or Watchdog Timer Reset		—	2.0	μS	
35	VBOR	Brown-out Reset Voltage <sup>(2)</sup>	2.38 1.80	2.5 1.9	2.73 2.11	V V	BORV = 0 BORV = 1
36*	VHYST	Brown-out Reset Hysteresis	0	25	60	mV	-40°C to +85°C
37*	TBORDC	Brown-out Reset DC Response Time	1	3	35	μS	$V\text{DD} \leq V\text{BOR}$


These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance t only and are not tested.

Note 1: By design, the Oscillator Start-up Timer (OST) counts the first 1024 cycles, independent of frequency.

2: To ensure these voltage tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1  $\mu$ F and 0.01  $\mu$ F values in parallel are recommended.

#### **FIGURE 30-10:** TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS




### TABLE 30-6: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

	rd Operating ( ng Temperatur	•	nless otherwis ≤ +125°C	e stated)					
Param No.	Sym.		Characteristic	Characteristic		Тур†	Max.	Units	Conditions
40*	T⊤0H	T0CKI High F	ulse Width No Prescaler		0.5 Tcy + 20	_	_	ns	
				With Prescaler	10	_	_	ns	
41*	TT0L	T0CKI Low P	ulse Width	No Prescaler	0.5 Tcy + 20		_	ns	
				With Prescaler	10		_	ns	
42*	Тт0Р	T0CKI Period			Greater of: 20 or <u>Tcy + 40</u> N	—	_	ns	N = prescale value (2, 4,, 256)
45*	T⊤1H	T1CKI High	Synchronous, N	lo Prescaler	0.5 TCY + 20	—		ns	
		Time	Synchronous, with Prescaler		15	—	_	ns	
			Asynchronous		30	_	_	ns	
46*	T⊤1L	T1CKI Low	Synchronous, N	lo Prescaler	0.5 Tcy + 20	—	_	ns	
		Time	Synchronous, w	ith Prescaler	15	_	_	ns	
			Asynchronous		30		_	ns	
47*	TT1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	—	_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60	—	_	ns	
48	F⊤1		ator Input Frequency Range abled by setting bit T10SCEN)		32.4	32.768	33.1	kHz	
49*	TCKEZTMR1	Delay from E Increment	xternal Clock Edge to Timer		2 Tosc	—	7 Tosc	—	Timers in Sync mode

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### FIGURE 30-11: CAPTURE/COMPARE/PWM TIMINGS (CCP)



## TABLE 30-7: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$											
Param No.	Sym.	Characteris	stic	Min.	Тур†	Max.	Units	Conditions			
CC01*	TccL	CCPx Input Low Time	No Prescaler	0.5Tcy + 20	_		ns				
			With Prescaler	20	_	-	ns				
CC02*	TccH	CCPx Input High Time	No Prescaler	0.5Tcy + 20	_		ns				
			With Prescaler	20	_		ns				
CC03*	TccP	CCPx Input Period		<u>3Tcy + 40</u> N		—	ns	N = prescale value			

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# TABLE 30-8: PIC16(L)F1933 A/D CONVERTER (ADC) CHARACTERISTICS.<sup>(1,2,3)</sup>

Standard Operating Conditions (unless otherwise stated)

		perature Tested at 25°C		,			
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
AD01	NR	Resolution	_	_	10	bit	
AD02	EIL	Integral Error		_	±1.7	LSb	VREF = 3.0V
AD03	Edl	Differential Error	—		±1	LSb	No missing codes VREF = 3.0V
AD04	EOFF	Offset Error		_	±2.5	LSb	VREF = 3.0V
AD05	Egn	Gain Error		_	±2.0	LSb	VREF = 3.0V
AD06	VREF	Reference Voltage <sup>(4)</sup>	1.8	_	Vdd	V	VREF = (VREF+ minus VREF-)
AD07	VAIN	Full-Scale Range	Vss	_	VREF	V	
AD08	ZAIN	Recommended Impedance of Analog Voltage Source			10	kΩ	Can go higher if external 0.01µF capacitor is present on input pin.

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Total Absolute Error includes integral, differential, offset and gain errors.

2: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

3: ADC VREF is from external VREF, VDD pin or FVR, whichever is selected as reference input.

4: ADC Reference Voltage (Ref+) is the selected reference input, VREF+ pin, VDD pin or the FVR Buffer1. When the FVR is selected as the reference input, the FVR Buffer1 output selection must be 2.048V or 4.096V, (ADFVR<1:0> = 1x).


# TABLE 30-9: PIC16(L)F1933 A/D CONVERSION REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)         Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$										
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
AD130*	Tad	A/D Clock Period A/D Internal RC Oscillator Period	1.0 1.0	 2.5	9.0 6.0	μs μs	Tosc-based ADCS<1:0> = 11 (ADRC mode)			
AD131	TCNV	Conversion Time (not including Acquisition Time) <sup>(1)</sup>		11	—	TAD	Set GO/DONE bit to conversion complete			
AD132*	TACQ	Acquisition Time	_	5.0	_	μS				

\* These parameters are characterized but not tested.


† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The ADRES register may be read on the following TCY cycle.



### FIGURE 30-12: PIC16(L)F1933 A/D CONVERSION TIMING (NORMAL MODE)





## **TABLE 30-10: COMPARATOR SPECIFICATIONS**

Operating (	Conditions:	1.8V < VDD < 5.5V, -40°C < TA < +	⊦125°C (un	less other	rwise stated	ł).	
Param No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments
CM01	VIOFF	Input Offset Voltage <sup>(1)</sup>	—	±7.5	±60	mV	High-Power mode Viсм = Vpp/2
CM02	VICM	Input Common Mode Voltage	0	—	VDD	V	
CM03	CMRR	Common Mode Rejection Ratio	_	50	_	dB	
CM04A		Response Time Rising Edge	_	400	800	ns	High-Power mode
CM04B	TREAR	Response Time Falling Edge		200	400	ns	High-Power mode
CM04C	TRESP	Response Time Rising Edge	_	1200	_	ns	Low-Power mode
CM04D		Response Time Falling Edge	_	550	—	ns	Low-Power mode
CM05	Тмс2о∨	Comparator Mode Change to Output Valid*	—	—	10	μs	
CM06	CHYSTER	Comparator Hysteresis <sup>(2)</sup>		45	—	mV	CxHYS = 1

\* These parameters are characterized but not tested.

Note 1: High-Power mode only.

2: Comparator Hysteresis is available when the CxHYS bit of the CMxCON0 register is enabled.


## TABLE 30-11: DIGITAL-TO-ANALOG CONVERTER (DAC) SPECIFICATIONS

Operating	Operating Conditions: $2.5V < V_{DD} < 5.5V$ , $-40^{\circ}C < Ta < +125^{\circ}C$ (unless otherwise stated).										
Param No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments				
DAC01*	CLSB	Step Size <sup>(2)</sup>	_	VDD/32	_	V					
DAC02*	CACC	Absolute Accuracy	—	—	± 1/2	LSb					
DAC03*	CR	Unit Resistor Value (R)	—	5000		Ω					
DAC04*	Сѕт	Settling Time <sup>(1)</sup>	_	_	10	μS					
*	* These parameters are characterized but not tested.										

These parameters are characterized but not tested.

Note 1: Settling time measured while DACR<4:0> transitions from '0000' to '1111'.

#### FIGURE 30-14: **USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING**




DS41575C-page 388

### TABLE 30-12: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS


	Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$											
Param. No.	Symbol	Characteristic		Min.	Max.	Units	Conditions					
US120	TCKH2DTV	SYNC XMIT (Master and Slave)	3.0-5.5V	_	80	ns						
		Clock high to data-out valid	1.8-5.5V		100	ns						
US121	TCKRF	Clock out rise time and fall time	3.0-5.5V	—	45	ns						
		(Master mode)	1.8-5.5V	—	50	ns						
US122	TDTRF	Data-out rise time and fall time	3.0-5.5V	—	45	ns						
			1.8-5.5V	—	50	ns						

## FIGURE 30-15: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




## TABLE 30-13: USART SYNCHRONOUS RECEIVE REQUIREMENTS


Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$								
Param. No.         Symbol         Characteristic         Min.         Max.         Units         Conditions								
US125	TDTV2CKL	SYNC RCV (Master and Slave) Data-hold before CK $\downarrow$ (DT hold time)	10		ns			
US126	TCKL2DTL	Data-hold after CK $\downarrow$ (DT hold time)	15	—	ns			



### FIGURE 30-16: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)







## FIGURE 30-19: SPI SLAVE MODE TIMING (CKE = 1)





TABLE 30-14:	SPI MODE REQUIREMENTS
--------------	-----------------------

Param No.	Symbol	Characteristic	Min.	Тур†	Max.	Units	Conditions	
SP70*	TssL2scH, TssL2scL	$\overline{SS}$ ↓ to SCK↓ or SCK↑ input	Тсү	—	—	ns		
SP71*	TscH	SCK input high time (Slave mode	e)	Tcy + 20		_	ns	
SP72*	TscL	SCK input low time (Slave mode	)	Tcy + 20		_	ns	
SP73*	TDIV2scH, TDIV2scL	Setup time of SDI data input to S	CK edge	100	_	—	ns	
SP74*	TscH2dlL, TscL2dlL	Hold time of SDI data input to SO	CK edge	100	_	—	ns	
SP75*	TDOR	SDO data output rise time	3.0-5.5V	_	10	25	ns	
			1.8-5.5V		25	50	ns	
SP76*	TDOF	SDO data output fall time	DO data output fall time		10	25	ns	
SP77*	TssH2doZ	SS↑ to SDO output high-impeda	nce	10	_	50	ns	
SP78*	TscR	SCK output rise time	3.0-5.5V	—	10	25	ns	
		(Master mode)	1.8-5.5V	—	25	50	ns	
SP79*	TscF	SCK output fall time (Master mo	de)	—	10	25	ns	
SP80*	TscH2doV,	SDO data output valid after	3.0-5.5V	_		50	ns	
	TscL2doV	SCK edge	1.8-5.5V	—	_	145	ns	
SP81*	TDOV2scH, TDOV2scL	SDO data output setup to SCK e	data output setup to SCK edge		—	_	ns	
SP82*	TssL2doV	SDO data output valid after $\overline{\text{SS}}\downarrow$	SDO data output valid after $\overline{SS}\downarrow$ edge			50	ns	
SP83*	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5Tcy + 40	_	—	ns	

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance † only and are not tested.


#### FIGURE 30-20: I<sup>2</sup>C<sup>™</sup> BUS START/STOP BITS TIMING




Param No.	Symbol	Characteristic		Min.	Тур	Max.	Units	Conditions
SP90*	TSU:STA	Start condition	100 kHz mode	4700	_	—	ns	Only relevant for Repeated
		Setup time	400 kHz mode	600		—		Start condition
SP91*	THD:STA	Start condition	100 kHz mode	4000	_	—	ns	After this period, the first
		Hold time	400 kHz mode	600	_	—		clock pulse is generated
SP92*	Tsu:sto	Stop condition	100 kHz mode	4700	_	—	ns	
		Setup time	400 kHz mode	600	_	—		
SP93	THD:STO	Stop condition	100 kHz mode	4000	_	_	ns	
		Hold time	400 kHz mode	600	_			

# TABLE 30-15: I<sup>2</sup>C<sup>™</sup> BUS START/STOP BITS REQUIREMENTS

\* These parameters are characterized but not tested.





## TABLE 30-16: I<sup>2</sup>C<sup>™</sup> BUS DATA REQUIREMENTS

Param. No.	Symbol	Characte	Min.	Max.	Units	Conditions		
SP100*	Тнідн	Clock high time	100 kHz mode	4.0		μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	0.6		μS	Device must operate at a minimum of 10 MHz	
			SSP module	1.5Tcy				
SP101*	TLOW	Clock low time	100 kHz mode	4.7		μS	Device must operate at a minimum of 1.5 MHz	
			400 kHz mode	1.3		μS	Device must operate at a minimum of 10 MHz	
			SSP module	1.5Tcy	_			
SP102*	TR	SDA and SCL rise time	100 kHz mode	_	1000	ns		
			400 kHz mode	20 + 0.1Св	300	ns	CB is specified to be from 10-400 pF	
SP103*	TF	SDA and SCL fall time	100 kHz mode	_	250	ns		
			400 kHz mode	20 + 0.1Св	250	ns	CB is specified to be from 10-400 pF	
SP106*	Thd:dat	Data input hold time	100 kHz mode	0	_	ns		
			400 kHz mode	0	0.9	μS		
SP107*	TSU:DAT	Data input setup time	100 kHz mode	250	_	ns	(Note 2)	
			400 kHz mode	100	_	ns		
SP109*	ΤΑΑ	Output valid from clock	100 kHz mode	_	3500	ns	(Note 1)	
			400 kHz mode	_	_	ns		
SP110*	TBUF	Bus free time	100 kHz mode	4.7	_	μS	Time the bus must be free	
			400 kHz mode	1.3	—	μS	before a new transmission can start	
SP111	Св	Bus capacitive loadir	_	400	pF			

\* These parameters are characterized but not tested.

**Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.


2: A Fast mode (400 kHz) I<sup>2</sup>C<sup>™</sup> bus device can be used in a Standard mode (100 kHz) I<sup>2</sup>C bus system, but the requirement TsU:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line TR max. + TsU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification), before the SCL line is released.

Param. No.	Symbol	Characteristic		Min.	Тур†	Max.	Units	Conditions
CS01*	ISRC	Current Source	High	—	-8	_	μA	
			Medium	_	-1.5		μA	
			Low	—	-0.3		μA	
CS02*	Isnk	Current Sink	High	—	7.5		μA	
			Medium	—	1.5		μA	
			Low	—	0.25		μA	
CS03*	VСтн	Cap Threshold		—	0.8		mV	
CS04*	VCTL	Cap Threshold		—	0.4		mV	
CS05*	VCHYST	Cap Hysteresis	High	—	525		mV	
		(VCTH-VCTL)	Medium	—	375	—	mV	
			Low	—	300		mV	

TABLE 30-17: CAP SENSE OSCILLATOR SPECIFICATIONS

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



### FIGURE 30-22: CAP SENSE OSCILLATOR

NOTES:


#### 31.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

The graphs and tables provided in this section are for design guidance and are not tested.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.


**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.


"Typical" represents the mean of the distribution at 25°C. "MAXIMUM", "Max.", "MINIMUM" or "Min." represents (mean +  $3\sigma$ ) or (mean -  $3\sigma$ ) respectively, where  $\sigma$  is a standard deviation, over each temperature range.




#### FIGURE 31-1: IDD, LP OSCILLATOR MODE, FOSC = 32 kHz, PIC16LF1933 ONLY



















FIGURE 31-6: IDD MAXIMUM, XT AND EXTRC OSCILLATOR, PIC16F1933 ONLY







FIGURE 31-8: IDD, EC OSCILLATOR, LOW-POWER MODE, FOSC = 500 kHz, PIC16F1933 ONLY







VDD (V)

FIGURE 31-10: IDD MAXIMUM, EC OSCILLATOR, MEDIUM-POWER MODE, PIC16LF1933 ONLY





FIGURE 31-11: IDD TYPICAL, EC OSCILLATOR, MEDIUM-POWER MODE, PIC16F1933 ONLY









FIGURE 31-14: IDD MAXIMUM, EC OSCILLATOR, HIGH-POWER MODE, PIC16LF1933 ONLY









FIGURE 31-16: IDD MAXIMUM, EC OSCILLATOR, HIGH-POWER MODE, PIC16F1933 ONLY
















FIGURE 31-19: IDD, MFINTOSC MODE, FOSC = 500 kHz, PIC16LF1933 ONLY





































FIGURE 31-27: IDD TYPICAL, HS OSCILLATOR, PIC16F1933 ONLY




































FIGURE 31-35: IPD, BROWN-OUT RESET (BOR), PIC16LF1933 ONLY














FIGURE 31-39: IPD, CAPACITIVE SENSING (CPS) MODULE, LOW-CURRENT RANGE, CPSRM = 0, CPSRNG = 01, PIC16LF1933 ONLY






FIGURE 31-40: IPD, CAPACITIVE SENSING (CPS) MODULE, LOW-CURRENT RANGE, CPSRM = 0, CPSRNG = 01, PIC16F1933 ONLY








FIGURE 31-42: IPD, CAPACITIVE SENSING (CPS) MODULE, MEDIUM-CURRENT RANGE, CPSRM = 0, CPSRNG = 10, PIC16F1933 ONLY




FIGURE 31-43: IPD, CAPACITIVE SENSING (CPS) MODULE, HIGH-CURRENT RANGE, CPSRM = 0, CPSRNG = 11, PIC16LF1933 ONLY





FIGURE 31-44: IPD, CAPACITIVE SENSING (CPS) MODULE, HIGH-CURRENT RANGE, CPSRM = 0, CPSRNG = 11, PIC16F1933 ONLY







FIGURE 31-46: IPD, COMPARATOR, LOW-POWER MODE, CxSP = 0, PIC16F1933 ONLY









FIGURE 31-48: IPD, COMPARATOR, NORMAL-POWER MODE, CxSP = 1, PIC16F1933 ONLY























































#### FIGURE 31-60:













FIGURE 31-64: COMPARATOR HYSTERESIS, LOW-POWER MODE, CxSP = 0, CxHYS = 1








FIGURE 31-66: COMPARATOR RESPONSE TIME OVER TEMPERATURE, NORMAL-POWER MODE, CxSP = 1





COMPARATOR INPUT OFFSET AT 25°C, NORMAL-POWER MODE, CxSP = 1, FIGURE 31-67:

NOTES:

## 32.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers and dsPIC<sup>®</sup> digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB<sup>®</sup> IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB C Compiler for Various Device Families
  - HI-TECH C<sup>®</sup> for Various Device Families
  - MPASM<sup>™</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
  - MPLAB ICD 3
  - PICkit™ 3 Debug Express
- Device Programmers
  - PICkit<sup>™</sup> 2 Programmer
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

#### 32.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> operating system-based application that contains:

- A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - In-Circuit Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
  - Source files (C or assembly)
  - Mixed C and assembly
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

#### 32.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

#### 32.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

#### 32.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

#### 32.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

#### 32.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- · Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

#### 32.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC<sup>®</sup> DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

#### 32.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC<sup>®</sup> Flash MCUs and dsPIC<sup>®</sup> Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

#### 32.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC<sup>®</sup> Flash microcontrollers and dsPIC<sup>®</sup> DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

#### 32.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC<sup>®</sup> and dsPIC<sup>®</sup> Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup>.

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

#### 32.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit<sup>™</sup> 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit<sup>™</sup> 2 enables in-circuit debugging on most PIC<sup>®</sup> microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

#### 32.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

#### 32.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.


In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.


## 33.0 PACKAGING INFORMATION

### 33.1 Package Marking Information



\* Standard PICmicro<sup>®</sup> device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

#### Package Marking Information (Continued)



Legend	: XXX Y YY WW NNN (e3) *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
	be carried	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.


\* Standard PICmicro<sup>®</sup> device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

#### 33.2 Package Details

The following sections give the technical details of the packages.

#### 28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
	<b>Dimension Limits</b>	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	e		.100 BSC	
Top to Seating Plane	А	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	_	_	.430

#### Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

### 28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-052C Sheet 1 of 2

#### 28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Units		N	MILLIMETERS		
Dimension Lir		MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	е		1.27 BSC		
Overall Height	A	-	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	-	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	17.90 BSC			
Chamfer (Optional)	h	0.25	-	0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.40 REF		
Lead Angle	Θ	0°	-	-	
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.18	-	0.33	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN


	Units		MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX	
Contact Pitch	E	1.27 BSC			
Contact Pad Spacing	С		9.40		
Contact Pad Width (X28)	X			0.60	
Contact Pad Length (X28)	Y			2.00	
Distance Between Pads	Gx	0.67			
Distance Between Pads	G	7.40			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A



For the most current package drawings, please see the Microchip Packaging Specification located at

#### 28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

	Units		MILLIMETERS		
	Dimension Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	е		0.65 BSC		
Overall Height	А	-	-	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	-	-	
Overall Width	E	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	9.90	10.20	10.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1		1.25 REF		
Lead Thickness	С	0.09	-	0.25	
Foot Angle	ф	0°	4°	8°	
Lead Width	b	0.22	-	0.38	

#### Notes:


Note:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - $\label{eq:BSC:Basic Dimension.} Theoretically exact value shown without tolerances.$
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	1	MILLIMETERS	
Dimensio	Dimension Limits		NOM	MAX
Contact Pitch	E	E 0.65 BSC		
Contact Pad Spacing	С		7.20	
Contact Pad Width (X28)	X1			0.45
Contact Pad Length (X28)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2073A

## 28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	6
Dimensi	on Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		6.00 BSC	
Exposed Pad Width	E2	3.65	3.70	4.20
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.20
Contact Width	b	0.23	0.30	0.35
Contact Length	L	0.50	0.55	0.70
Contact-to-Exposed Pad	К	0.20	_	_


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

## 28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units			MILLIM	ETERS
Dimensior	n Limits	MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			4.25
Optional Center Pad Length	T2			4.25
Contact Pad Spacing	C1		5.70	
Contact Pad Spacing	C2		5.70	
Contact Pad Width (X28)	X1			0.37
Contact Pad Length (X28)	Y1			1.00
Distance Between Pads	G	0.20		

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

#### 28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-152A Sheet 1 of 2

#### 28-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 4x4x0.5 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimensio	Dimension Limits		NOM	MAX
Number of Pins	N 28		-	
Pitch	е		0.40 BSC	
Overall Height	A	0.45	0.50	0.55
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.127 REF	
Overall Width	E		4.00 BSC	
Exposed Pad Width	E2	2.55	2.65	2.75
Overall Length	D		4.00 BSC	
Exposed Pad Length	D2	2.55	2.65	2.75
Contact Width	b	0.15	0.20	0.25
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
    - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-152A Sheet 2 of 2

### APPENDIX A: DATA SHEET REVISION HISTORY

#### Revision A (05/2011)

Initial release.

#### **Revision B (06/2012)**

Update to Electrical Specifications.

#### **Revision C (09/2012)**

Updated Note 1 in Register 23-1; Updated Table 26-1; Updated the Electrical Specifications section; Updated Figure 31-37; Other minor corrections.

### APPENDIX B: MIGRATING FROM OTHER PIC® DEVICES

This discusses some of the issues in migrating from other  $\text{PIC}^{\textcircled{B}}$  devices to the PIC16(L)F1933 family of devices.

#### B.1 PIC16F917 to PIC16(L)F1933

#### TABLE B-1: FEATURE COMPARISON

Feature	PIC16F917	PIC16F1933
Max. Operating Speed	20 MHz	32 MHz
Max. Program Memory (Words)	8K	8K
Max. SRAM (Bytes)	368	512
A/D Resolution	10-bit	10-bit
Timers (8/16-bit)	2/1	4/1
Oscillator Modes	4	8
Brown-out Reset	Y	Y
Internal Pull-ups	RB<7:0>	RB<7:0>
Interrupt-on-change	RB<7:4>	RB<7:0>
Comparator	2	2
AUSART/EUSART	1/0	0/1
Extended WDT	Y	Y
Software Control Option of WDT/BOR	N	Y
INTOSC Frequencies	30 kHz - 8 MHz	500 kHz - 32 MHz
Clock Switching	Y	Y
Capacitive Sensing	N	Y
CCP/ECCP	2/0	2/3
Enhanced PIC16 CPU	N	Y
MSSP/SSP	0/1	1/0
LCD	Y	Y

NOTES:

### INDEX

1	١.	
r	۰.	

A/D	
Specifications	
Absolute Maximum Ratings (PIC16F/LF1933)	
AC Characteristics	
Industrial and Extended (PIC16F/LF1933)	
Load Conditions	
ACKSTAT	
ACKSTAT Status Flag	
ADC	137
Acquisition Requirements	
Associated registers	149
Block Diagram	
Calculating Acquisition Time	147
Channel Selection	138
Configuration	
Configuring Interrupt	142
Conversion Clock	
Conversion Procedure	
Internal Sampling Switch (Rss) Impedance	
Interrupts	
Operation	
Operation During Sleep	
Port Configuration	
Reference Voltage (VREF)	
Source Impedance	
Special Event Trigger	
Starting an A/D Conversion	
ADCON0 Register	
ADCON1 Register	
ADDFSR	
ADDWFC	
ADRESH Register	
ADRESH Register (ADFM = 0)	
ADRESH Register (ADFM = 1)	
ADRESL Register (ADFM = 0)	
ADRESL Register (ADFM = 1)	
Alternate Pin Function	114
Analog-to-Digital Converter. See ADC	447
ANSELA Register	
ANSELB Register	
APFCON Register	
Assembler	404
MPASM Assembler	
В	
BAUDCON Register	287
BADDCON Register	
BF Status Flag	
Block Diagram	207, 200
Capacitive Sensing	305 306
Block Diagrams	
(CCP) Capture Mode Operation	102
ADC	
=	

EUSART Transmit	275
External RC Mode	56
Fail-Safe Clock Monitor (FSCM)	64
Generic I/O Port	113
Interrupt Logic	77
LCD Bias Voltage Generation	321
LCD Clock Generation	320
On-Chip Reset Circuit	69
PIC16F193X/LF193X	8, 14
PWM (Enhanced)	200
Resonator Operation	
Timer0	171
Timer1	175
Timer1 Gate	180, 181, 182
Timer2/4/6	187
Voltage Reference	134
Voltage Reference Output Buffer Example	154
BORCON Register	71
BRA	356
Break Character (12-bit) Transmit and Receive	296
Brown-out Reset (BOR)	71
Specifications	384
Timing and Characteristics	383

## С

C Compilers	
MPLAB C18	434
CALL	357
CALLW	357
Capacitive Sensing	305
Associated registers w/ Capacitive Sensing	312
Specifications	395
Capture Module. See Enhanced Capture/Compare/	PWM
(ECCP)	
Capture/Compare/PWM	191
Capture/Compare/PWM (CCP)	
Associated Registers w/ Capture	193
Associated Registers w/ Compare	195
Associated Registers w/ PWM	. 199, 213
Capture Mode	192
CCPx Pin Configuration	192
Compare Mode	194
CCPx Pin Configuration	194
Software Interrupt Mode	
Special Event Trigger	194
Timer1 Mode Resource	. 192, 194
Prescaler	192
PWM Mode	
Duty Cycle	197
Effects of Reset	199
Example PWM Frequencies and	
Resolutions, 20 MHZ	198
Example PWM Frequencies and	
Resolutions, 32 MHZ	198
Example PWM Frequencies and	
Resolutions, 8 MHz	198
Operation in Sleep Mode	
Resolution	198
System Clock Frequency Changes	199
PWM Operation	
PWM Overview	
PWM Period	
PWM Setup	197
CCP1CON Register	

CCPR1H Register	
CCPR1L Register	
CCPTMRS0 Register	215
CCPTMRS1 Register	
CCPxAS Register	216
CCPxCON (ECCPx) Register	214
Clock Accuracy with Asynchronous Operation	
Clock Sources	
External Modes	53
EC	
HS	
LP	
OST	
RC	
XT	
Internal Modes	
HFINTOSC	
Internal Oscillator Clock Switch Timing	59
LFINTOSC	58
MFINTOSC	57
Clock Switching	61
CMOUT Register	
CMxCON0 Register	
CMxCON1 Register	
Code Examples	
A/D Conversion	142
Changing Between Capture Prescalers	
Initializing PORTA	112
Write Verify	113
Writing to Flash Program Memory	107
Comparator	
Associated Registers1	
Operation	
Comparator Module	
Cx Output State Versus Input Conditions	159
Comparator Specifications	388
Comparators	
C2OUT as T1 Gate	177
Compare Module. See Enhanced Capture/Compare/	
PWM (ECCP)	
CONFIG1 Register	
CONFIG2 Register	
Core Registers	
CPSCON0 Register	
CPSCON1 Register	
Customer Change Notification Service	
Customer Notification Service	
Customer Support	459

## D

Register156
DACCON1 (Digital-to-Analog Converter Control 1)
Register156
Data EEPROM Memory
Associated Registers112
Code Protection100
Reading100
Writing100
Data Memory17, 20
DC and AC Characteristics
Graphs and Tables
DC Characteristics
Extended and Industrial (PIC16F/LF1933)
Industrial and Extended (PIC16F/LF1933)
Development Support

Device Configuration	45
Device Configuration	
Code Protection	49
Configuration Word	45
User ID	49, 50
Device ID Register	50
Device Overview	
Digital-to-Analog Converter (DAC)	153
Effects of a Reset	154
Specifications	

#### Ε

ECCP/CCP. See Enhanced Capture/Compare/PWM	
EEADR Registers	99
EEADRH Registers	99
EEADRL Register	110
EEADRL Registers	
EECON1 Register	9, 111
EECON2 Register	
EEDATH Register	
EEDATL Register	
EEPROM Data Memory	
Avoiding Spurious Write	100
Write Verify	
Effects of Reset	
PWM mode	199
Electrical Specifications (PIC16F/LF1933)	
Enhanced Capture/Compare/PWM (ECCP)	
Enhanced PWM Mode	200
Auto-Restart	
Auto-shutdown	
Direction Change in Full-Bridge Output Mode	
Full-Bridge Application	
Full-Bridge Mode	
Half-Bridge Application	
Half-Bridge Application Examples	
Half-Bridge Mode	203
Output Relationships (Active-High and	004
Active-Low)	
Output Relationships Diagram	
Programmable Dead Band Delay	
Shoot-through Current	
Start-up Considerations	
Specifications	
Enhanced Mid-range CPU	13
Enhanced Universal Synchronous Asynchronous	
Receiver Transmitter (EUSART)	275
Errata	6
EUSART	275
Associated Registers	
Baud Rate Generator	289
Asynchronous Mode	277
12-bit Break Transmit and Receive	296
Associated Registers	
Receive	283
Transmit	279
Auto-Wake-up on Break	294
Baud Rate Generator (BRG)	288
Clock Accuracy	. 284
Receiver	
Setting up 9-bit Mode with Address Detect	
Transmitter	
Baud Rate Generator (BRG)	
Auto Baud Rate Detect	293
Baud Rate Error, Calculating	
Baud Rates, Asynchronous Modes	
Formulas	
i unnuas	209

High Baud Rate Select (BRGH Bit) Synchronous Master Mode	
Associated Registers	297, 302
Receive	301
Transmit	
Reception	
Transmission	
Synchronous Slave Mode	
Associated Registers	
Receive	303
Transmit	
Reception	
Transmission	
Extended Instruction Set	
ADDFSR	355
F	
Fail-Safe Clock Monitor	64
- Fail-Safe Clock Monitor	
•	64
Fail-Safe Clock Monitor Fail-Safe Condition Clearing Fail-Safe Detection	64 64
- Fail-Safe Clock Monitor Fail-Safe Condition Clearing	64 64 64
Fail-Safe Clock Monitor Fail-Safe Condition Clearing Fail-Safe Detection Fail-Safe Operation	
Fail-Safe Clock Monitor Fail-Safe Condition Clearing Fail-Safe Detection Fail-Safe Operation Reset or Wake-up from Sleep	
Fail-Safe Clock Monitor Fail-Safe Condition Clearing Fail-Safe Detection Fail-Safe Operation Reset or Wake-up from Sleep Firmware Instructions	64 64 64 64 351
Fail-Safe Clock Monitor Fail-Safe Condition Clearing Fail-Safe Detection Fail-Safe Operation Reset or Wake-up from Sleep Firmware Instructions Fixed Voltage Reference (FVR)	
Fail-Safe Clock Monitor Fail-Safe Condition Clearing Fail-Safe Detection Fail-Safe Operation Reset or Wake-up from Sleep Firmware Instructions Fixed Voltage Reference (FVR) Associated Registers	
Fail-Safe Clock Monitor Fail-Safe Condition Clearing Fail-Safe Detection Fail-Safe Operation Reset or Wake-up from Sleep Firmware Instructions. Fixed Voltage Reference (FVR) Associated Registers Flash Program Memory	64 64 64 64 351 135 99 104
Fail-Safe Clock Monitor Fail-Safe Condition Clearing Fail-Safe Detection Fail-Safe Operation Reset or Wake-up from Sleep Firmware Instructions Fixed Voltage Reference (FVR) Associated Registers Flash Program Memory Erasing	64 64 64 
Fail-Safe Clock Monitor Fail-Safe Condition Clearing Fail-Safe Detection Fail-Safe Operation Reset or Wake-up from Sleep Firmware Instructions Fixed Voltage Reference (FVR) Associated Registers Flash Program Memory Erasing Modifying	64 64 64 351 135 99 104 108 104
Fail-Safe Clock Monitor Fail-Safe Condition Clearing Fail-Safe Detection Fail-Safe Operation Reset or Wake-up from Sleep Firmware Instructions. Fixed Voltage Reference (FVR) Associated Registers Flash Program Memory Erasing Modifying Writing	

#### L

I <sup>2</sup> C Mode (MSSP)	
Acknowledge Sequence Timing	258
Bus Collision	
During a Repeated Start Condition	263
During a Stop Condition	264
Effects of a Reset	
I <sup>2</sup> C Clock Rate w/BRG	
Master Mode	
Operation	250
Reception	256
Start Condition Timing	253
Transmission	254
Multi-Master Communication, Bus Collision and	
Arbitration	259
Multi-Master Mode	259
Read/Write Bit Information (R/W Bit)	235
Slave Mode	
Transmission	240
Sleep Operation	259
Stop Condition Timing	
INDF Register25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36	3, 37
Indirect Addressing	41
Instruction Format	352
Instruction Set	351
ADDLW	355
ADDWF	355
ADDWFC	355
ANDLW	355
ANDWF	355
BRA	356
CALL	357
CALLW	357
LSLF	359

LSRF	359
MOVF	359
MOVIW	
MOVLB	360
MOVWI	361
OPTION	361
RESET	361
SUBWFB	
TRIS	364
BCF	356
BSF	356
BTFSC	
BTFSS	356
CALL	357
CLRF	357
CLRW	
CLRWDT	357
COMF	357
DECF	357
DECFSZ	
GOTO	358
INCF	358
INCFSZ	358
IORLW	
IORWF	358
MOVLW	360
MOVWF	360
NOP	
RETFIE	362
RETLW	362
RETURN	362
RLF	
RRF	363
SLEEP	363
SUBLW	363
SUBWF	
SWAPF	364
XORLW	364
XORWF	364
INTCON Register	
	02
Internal Oscillator Block	
INTOSC	
Specifications	381
Internal Sampling Switch (Rss) Impedance	
Internet Address	
Interrupt-On-Change	129
Associated Registers	132
Interrupts	
ADC	
Associated registers w/ Interrupts	89
Configuration Word w/ Clock Sources	
Configuration Word w/ LDO	
TMR1	
INTOSC Specifications	381
IOCBF Register	131
IOCBF Register	
IOCBN Register	131
	131
IOCBN Register	131
IOCBN Register	131
IOCBN Register IOCBP Register	131 131
IOCBN Register	131 131 125

	······································
LCD	
Associated Registers	346
Bias Voltage Generation	321, 322
Clock Source Selection	320
Configuring the Module	345

Disabling the Module	
Frame Frequency	
Interrupts	
LCDCON Register	
LCDPS Register	
Multiplex Types	
Operation During Sleep	
Pixel Control	
Prescaler	
Segment Enables	
Waveform Generation	
LCDCON Register	314, 315
LCDCST Register	
LCDDATAx Registers	319, 326
LCDPS Register	314, 316
LP Bits	
LCDREF Register	
LCDRL Register	
LCDSEn Registers	
Liquid Crystal Display (LCD) Driver	
Load Conditions	
LSLF	
LSRF	

#### Μ

## 0

OPCODE Field Descriptions	
OPTION	
OPTION Register	
OSCCON Register	
Oscillator	
Associated Registers	
Oscillator Module	
ECH	
ECL	
ECM	51
HS	
INTOSC	
LP	
RC	
ХТ	
Oscillator Parameters	
Oscillator Specifications	
Oscillator Start-up Timer (OST)	
Specifications	

Oscillator Switching
Fail-Safe Clock Monitor 64
Two-Speed Clock Start-up62
OSCSTAT Register 67
OSCTUNE Register 68
Р
P1A/P1B/P1C/P1D.See Enhanced Capture/Compare/
PWM (ECCP)
Packaging
Marking
PDIP Details
PCL and PCLATH
PCL Register25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37
PCLATH Register25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36,
37
PCON Register
PIE1 Register
PIE2 Register
PIE3 Register
Pin Diagram
PIC16F1933, PIC16LF1933, 28-pin QFN
PIC16F1933, PICLF1933, 28-pin PDIP/SOIC/SSOP 3
Pinout Descriptions
PIC16F193X/PIC16LF193X
PIR1 Register
PIR2 Register
PIR3 Register
PORTA
Associated Registers
Configuration Word w/ PORTA
PORTA Register
Specifications
PORTA Register
PORTB
Additional Pin Functions
Weak Pull-up
Associated Registers 123
Interrupt-on-Change 119
P1B/P1C/P1D.See Enhanced Capture/Compare/
PWM+ (ECCP+) 119
Pin Descriptions and Diagrams 120
PORTB Register
PORTB Register 121
PORTC
Associated Registers 126
P1A.See Enhanced Capture/Compare/PWM+
(ECCP+)124
Pin Descriptions and Diagrams 124
PORTC Register 25, 27
Specifications
PORTC Register 125
PORTE 127
Associated Registers 128
Pin Descriptions and Diagrams 127
PORTE Register 25
PORTE Register 127
Power-Down Mode (Sleep)
Associated Registers
Power-on Reset
Power-up Timer (PWRT)
Specifications
0C 00
PR2 Register

Program Memory	. 15
Map and Stack (PIC16F1933/LF1933,	
PIC16F1934/LF1934)	, 20
Map and Stack (PIC16F1936/LF1936,	
PIC16F1937/LF1937)16	, 20
Map and Stack (PIC16F1938/LF1938,	
PIC16F1939/LF1939)	. 20
Programming Mode Exit	. 72
Programming, Device Instructions	351
PSTRxCON Register	218
PWM (ECCP Module)	
PWM Steering	211
Steering Synchronization	212
PWM Mode. See Enhanced Capture/Compare/PWM	200
PWM Steering	
PWMxCON Register	

### R

RCREG	282
RCREG Register	
RCSTA Register	28, 286
Reader Response	
Read-Modify-Write Operations	351
Register	
RCREG Register	293
Registers	
ADCON0 (ADC Control 0)	
ADCON1 (ADC Control 1)	
ADRESH (ADC Result High) with ADFM = 0)	
ADRESH (ADC Result High) with ADFM = 1)	
ADRESL (ADC Result Low) with ADFM = 0)	
ADRESL (ADC Result Low) with ADFM = 1)	
ANSELA (PORTA Analog Select)	
ANSELB (PORTB Analog Select)	
APFCON (Alternate Pin Function Control)	
BAUDCON (Baud Rate Control)	
BORCON Brown-out Reset Control)	
CCPTMRS0 (PWM Timer Selection Control 0)	
CCPTMRS1 (PWM Timer Selection Control 1)	
CCPxAS (CCPx Auto-Shutdown Control)	
CCPxCON (ECCPx Control)	
CMOUT (Comparator Output)	
CMxCON0 (Cx Control)	
CMxCON1 (Cx Control 1)	
Configuration Word 1	
Configuration Word 2	
CPSCON0 (Capacitive Sensing Control Registe	
CPSCON1 (Capacitive Sensing Control Registe	
DACCON0	
DACCON1	
Device ID	
EEADRL (EEPROM Address)	110
EECON1 (EEPROM Control 1)	
EECON2 (EEPROM Control 2)	112
EEDATH (EEPROM Data)	110
EEDATL (EEPROM Data)	
FVRCON	
INTCON (Interrupt Control)	
IOCBF (Interrupt-on-Change Flag)	
IOCBN (Interrupt-on-Change Negative Edge)	
IOCBP (Interrupt-on-Change Positive Edge)	
LATA (Data Latch PORTA)	
LATB (Data Latch PORTB)	121
LATC (Data Latch PORTC)	125
LCDCON (LCD Control)	
LCDCST (LCD Contrast Control)	318

LCDDATAx (LCD Data)	. 319. 326
LCDPS (LCD Phase)	316
LCDREF (LCD Reference Voltage Control)	317
LCDRL (LCD Reference Voltage Control)	
LCDSEn (LCD Segment Enable)	
OPTION_REG (OPTION)	
OSCCON (Oscillator Control)	
OSCSTAT (Oscillator Status)	
OSCTUNE (Oscillator Tuning)	
PCON (Power Control Register)	
PCON (Power Control)	
PIE1 (Peripheral Interrupt Enable 1) PIE2 (Peripheral Interrupt Enable 2)	
PIE3 (Peripheral Interrupt Enable 3)	
PIR1 (Peripheral Interrupt Register 1)	
PIR2 (Peripheral Interrupt Request 2)	
PIR3 (Peripheral Interrupt Request 3)	
PORTB	
PORTC	
PORTE	
PSTRxCON (PWM Steering Control)	
PWMxCON (Enhanced PWM Control)	217
RCSTA (Receive Status and Control)	286
Special Function, Summary	
SRCON0 (SR Latch Control 0)	
SRCON1 (SR Latch Control 1)	169
SSPADD (MSSP Address and Baud Rate,	
I <sup>2</sup> C Mode)	273
SSPCON1 (MSSP Control 1)	
SSPCON2 (SSP Control 2)	
SSPCON3 (SSP Control 3)	
SSPMSK (SSP Mask)	
SSPSTAT (SSP Status)	
STATUS	
T1CON (Timer1 Control)	
T1GCON (Timer1 Gate Control)	
TRISA (Tri-State PORTA)	
TRISB (Tri-State PORTB)	
TRISC (Tri-State PORTC)	
TRISE (Tri-State PORTE)	
TXCON	
TXSTA (Transmit Status and Control)	
WDTCON (Watchdog Timer Control)	
WPUB (Weak Pull-up PORTB)	
RESET	
Reset	
Reset Instruction	
Resets	
Associated Registers	
Revision History	449

## S

Shoot-through Current	210
Software Simulator (MPLAB SIM)	435
SPBRG Register	27, 28
SPBRGH	288
SPBRGL	288
Special Event Trigger	141
Special Function Registers (SFRs)	25
SPI Mode (MSSP)	
Associated Registers	229
SPI Clock	225
SR Latch	167
Associated registers w/ SR Latch	170
SRCON0 Register	169

SRCON1 Register	
SSPADD Register	
SSPBUF Register	
SSPCON Register	
SSPCON1 Register	
SSPCON2 Register	
SSPCON3 Register	
SSPMSK Register	
SSPOV	
SSPOV Status Flag	
SSPSTAT Register	
R/W Bit	
Stack	
Accessing	
Reset	41
Stack Overflow/Underflow	72
STATUS Register	
SUBWFB	
-	
I	

T1CON Register	. 25, 183
T1GCON Register	184
T2CON Register	
Temperature Indicator	
Associated Registers	152
Temperature Indicator Module	
Thermal Considerations (PIC16F/LF1933)	378
Timer0	
Associated Registers	173
Operation	
Specifications	
Timer1	
Associated registers	
Asynchronous Counter Mode	
Reading and Writing	
Clock Source Selection	
Interrupt	
Operation	
Operation During Sleep	
Oscillator	
Prescaler	
Specifications	
Timer1 Gate	477
Selecting Source	
TMR1H Register	
TMR1L Register	175
Timer2	
Associated registers	
Timer2/4/6	
Associated registers	190
Timers	
Timer1	
T1CON	
T1GCON	184
Timer2/4/6	
TXCON	189
Timing Diagrams	
A/D Conversion	387
A/D Conversion (Sleep Mode)	
Acknowledge Sequence	
Asynchronous Reception	
Asynchronous Transmission	
Asynchronous Transmission (Back to Back)	
Auto Wake-up Bit (WUE) During Normal Operat	ion . 295
Auto Wake-up Bit (WUE) During Sleep	295
Automatic Baud Rate Calibration	

Baud Rate Generator with Clock Arbitration	251
BRG Reset Due to SDA Arbitration During Start	
Condition	262
Brown-out Reset (BOR)	383
Brown-out Reset Situations	
Bus Collision During a Repeated Start Condition	
(Case 1)	263
Bus Collision During a Repeated Start Condition	200
(Case 2)	264
Bus Collision During a Start Condition (SCL = 0)	
Bus Collision During a Stop Condition (Case 1)	
Bus Collision During a Stop Condition (Case 2)	
Bus Collision During Start Condition (SDA only)	
Bus Collision for Transmit and Acknowledge	
CLKOUT and I/O	
Clock Synchronization	
Clock Timing	380
Comparator Output	
Enhanced Capture/Compare/PWM (ECCP)	
Fail-Safe Clock Monitor (FSCM)	65
First Start Bit Timing	252
Full-Bridge PWM Output	
Half-Bridge PWM Output 203,	
I <sup>2</sup> C Bus Data	393
I <sup>2</sup> C Bus Start/Stop Bits	392
I <sup>2</sup> C Master Mode (7-Bit Reception)	
I <sup>2</sup> C Stop Condition Receive or Transmit Mode	
INT Pin Interrupt	
Internal Oscillator Switch Timing	
LCD Interrupt Timing in Quarter-Duty Cycle Drive	
LCD Sleep Entry/Exit when SLPEN = 1 or CS = 00.	342
PWM Auto-shutdown	
Firmware Restart	
PWM Direction Change	206
PWM Direction Change PWM Direction Change at Near 100% Duty Cycle	206 207
PWM Direction Change PWM Direction Change at Near 100% Duty Cycle PWM Output (Active-High)	206 207 201
PWM Direction Change PWM Direction Change at Near 100% Duty Cycle PWM Output (Active-High) PWM Output (Active-Low)	206 207 201 202
PWM Direction Change         PWM Direction Change at Near 100% Duty Cycle         PWM Output (Active-High)         PWM Output (Active-Low)         Repeat Start Condition	206 207 201 202 253
PWM Direction Change         PWM Direction Change at Near 100% Duty Cycle         PWM Output (Active-High)         PWM Output (Active-Low)         Repeat Start Condition         Reset Start-up Sequence	206 207 201 202 253 73
PWM Direction Change         PWM Direction Change at Near 100% Duty Cycle         PWM Output (Active-High)         PWM Output (Active-Low)         Repeat Start Condition         Reset Start-up Sequence         Reset, WDT, OST and Power-up Timer	206 207 201 202 253 73 383
PWM Direction Change         PWM Direction Change at Near 100% Duty Cycle         PWM Output (Active-High)         PWM Output (Active-Low)         Repeat Start Condition         Reset Start-up Sequence         Reset, WDT, OST and Power-up Timer         Send Break Character Sequence	206 207 201 202 253 73 383 296
PWM Direction Change         PWM Direction Change at Near 100% Duty Cycle         PWM Output (Active-High)         PWM Output (Active-Low)         Repeat Start Condition         Reset Start-up Sequence         Reset, WDT, OST and Power-up Timer         Send Break Character Sequence         SPI Master Mode (CKE = 1, SMP = 1)	206 207 201 202 253 73 383 296 390
PWM Direction Change         PWM Direction Change at Near 100% Duty Cycle         PWM Output (Active-High)         PWM Output (Active-Low)         Repeat Start Condition         Reset Start-up Sequence         Reset, WDT, OST and Power-up Timer         Send Break Character Sequence         SPI Master Mode (CKE = 1, SMP = 1)         SPI Mode (Master Mode)	206 207 201 202 253 73 383 296 390 225
PWM Direction Change         PWM Direction Change at Near 100% Duty Cycle         PWM Output (Active-High)         PWM Output (Active-Low)         Repeat Start Condition         Reset Start-up Sequence         Reset, WDT, OST and Power-up Timer         Send Break Character Sequence         SPI Master Mode (CKE = 1, SMP = 1)         SPI Mode (Master Mode)         SPI Slave Mode (CKE = 0)	206 207 201 202 253 73 383 296 390 225 391
PWM Direction Change         PWM Direction Change at Near 100% Duty Cycle         PWM Output (Active-High)         PWM Output (Active-Low)         Repeat Start Condition         Reset Start-up Sequence         Reset, WDT, OST and Power-up Timer         Send Break Character Sequence         SPI Master Mode (CKE = 1, SMP = 1)         SPI Slave Mode (CKE = 0)         SPI Slave Mode (CKE = 1)	206 207 201 202 253 73 383 296 390 225 391 391
PWM Direction Change         PWM Direction Change at Near 100% Duty Cycle         PWM Output (Active-High)         PWM Output (Active-Low)         Repeat Start Condition         Reset Start-up Sequence         Reset Start-up Sequence         Send Break Character Sequence         SPI Master Mode (CKE = 1, SMP = 1)         SPI Slave Mode (CKE = 0)         SPI Slave Mode (CKE = 1)         Synchronous Reception (Master Mode, SREN)	206 207 201 202 253 73 383 296 390 225 391 391 301
PWM Direction Change         PWM Direction Change at Near 100% Duty Cycle         PWM Output (Active-High)         PWM Output (Active-Low)         Repeat Start Condition         Reset Start-up Sequence         Reset Start-up Sequence         Send Break Character Sequence         SPI Master Mode (CKE = 1, SMP = 1)         SPI Slave Mode (CKE = 0)         SPI Slave Mode (CKE = 1)         Synchronous Reception (Master Mode, SREN)         Synchronous Transmission	206 207 201 202 253 73 383 296 390 225 391 391 301 298
PWM Direction Change         PWM Direction Change at Near 100% Duty Cycle         PWM Output (Active-High)         PWM Output (Active-Low)         Repeat Start Condition         Reset Start-up Sequence         Reset Start-up Sequence         Send Break Character Sequence         SPI Master Mode (CKE = 1, SMP = 1)         SPI Slave Mode (CKE = 0)         SPI Slave Mode (CKE = 1)         Synchronous Reception (Master Mode, SREN)         Synchronous Transmission         Synchronous Transmission (Through TXEN)	206 207 201 202 253 73 383 296 390 225 391 391 301 298 298
PWM Direction Change         PWM Direction Change at Near 100% Duty Cycle         PWM Output (Active-High)         PWM Output (Active-Low)         Repeat Start Condition         Reset Start-up Sequence         Reset Start-up Sequence         Send Break Character Sequence         SPI Master Mode (CKE = 1, SMP = 1)         SPI Slave Mode (CKE = 0)         SPI Slave Mode (CKE = 1)         Synchronous Reception (Master Mode, SREN)         Synchronous Transmission         Synchronous Transmission (Through TXEN)         Timer0 and Timer1 External Clock	206 207 201 202 253 73 383 296 390 225 391 301 208 298 298 384
PWM Direction Change         PWM Direction Change at Near 100% Duty Cycle         PWM Output (Active-High)         PWM Output (Active-Low)         Repeat Start Condition         Reset Start-up Sequence         Reset Start-up Sequence         Send Break Character Sequence         SPI Master Mode (CKE = 1, SMP = 1)         SPI Slave Mode (CKE = 0)         SPI Slave Mode (CKE = 1)         Synchronous Reception (Master Mode, SREN)         Synchronous Transmission         Synchronous Transmission (Through TXEN)	206 207 201 202 253 73 383 296 390 225 391 301 208 298 298 384
PWM Direction Change         PWM Direction Change at Near 100% Duty Cycle         PWM Output (Active-High)         PWM Output (Active-Low)         Repeat Start Condition         Reset Start-up Sequence         Reset Start-up Sequence         Send Break Character Sequence         SPI Master Mode (CKE = 1, SMP = 1)         SPI Mode (Master Mode)         SPI Slave Mode (CKE = 0)         SPI Slave Mode (CKE = 1)         Synchronous Reception (Master Mode, SREN)         Synchronous Transmission         Synchronous Transmission (Through TXEN)         Timer0 and Timer1 External Clock         Timer1 Incrementing Edge         Two Speed Start-up	206 207 201 202 253 383 296 390 225 391 301 298 298 384 179 63
PWM Direction Change         PWM Direction Change at Near 100% Duty Cycle         PWM Output (Active-High)         PWM Output (Active-Low)         Repeat Start Condition         Reset Start-up Sequence         Reset Start-up Sequence         Send Break Character Sequence         SPI Master Mode (CKE = 1, SMP = 1)         SPI Slave Mode (CKE = 0)         SPI Slave Mode (CKE = 1)         Synchronous Reception (Master Mode, SREN)         Synchronous Transmission         Synchronous Transmission (Through TXEN)         Timer0 and Timer1 External Clock	206 207 201 202 253 383 296 390 225 391 301 298 298 384 179 63
PWM Direction Change         PWM Direction Change at Near 100% Duty Cycle         PWM Output (Active-High)         PWM Output (Active-Low)         Repeat Start Condition         Reset Start-up Sequence         Reset Start-up Sequence         Send Break Character Sequence         SPI Master Mode (CKE = 1, SMP = 1)         SPI Mode (Master Mode)         SPI Slave Mode (CKE = 0)         SPI Slave Mode (CKE = 1)         Synchronous Reception (Master Mode, SREN)         Synchronous Transmission         Synchronous Transmission (Through TXEN)         Timer0 and Timer1 External Clock         Timer1 Incrementing Edge         Two Speed Start-up	206 207 201 202 253 383 296 390 225 391 391 301 298 298 384 179 63 331
PWM Direction Change         PWM Direction Change at Near 100% Duty Cycle         PWM Output (Active-High)         PWM Output (Active-Low)         Repeat Start Condition         Reset Start-up Sequence         Reset Start-up Sequence         Send Break Character Sequence         SPI Master Mode (CKE = 1, SMP = 1)         SPI Mode (Master Mode)         SPI Slave Mode (CKE = 0)         SPI Slave Mode (CKE = 1)         Synchronous Reception (Master Mode, SREN)         Synchronous Transmission         Synchronous Transmission (Through TXEN)         Timer0 and Timer1 External Clock         Timer1 Incrementing Edge         Two Speed Start-up         Type-A in 1/2 MUX, 1/2 Bias Drive	206 207 201 202 253 383 296 390 225 391 301 298 298 384 179 63 331 333
PWM Direction Change         PWM Direction Change at Near 100% Duty Cycle         PWM Output (Active-High)         PWM Output (Active-Low)         Repeat Start Condition         Reset Start-up Sequence         Reset Start-up Sequence         Send Break Character Sequence         SPI Master Mode (CKE = 1, SMP = 1)         SPI Mode (Master Mode)         SPI Slave Mode (CKE = 0)         SPI Slave Mode (CKE = 1)         Synchronous Reception (Master Mode, SREN)         Synchronous Transmission         Synchronous Transmission (Through TXEN)         Timer0 and Timer1 External Clock         Timer1 Incrementing Edge         Two Speed Start-up         Type-A in 1/2 MUX, 1/2 Bias Drive         Type-A in 1/2 MUX, 1/3 Bias Drive	206 207 201 202 253 383 296 390 225 391 301 298 298 384 179 63 331 333 335
PWM Direction Change         PWM Direction Change at Near 100% Duty Cycle         PWM Output (Active-High)         PWM Output (Active-Low)         Repeat Start Condition         Reset Start-up Sequence         Reset Start-up Sequence         Send Break Character Sequence         SPI Master Mode (CKE = 1, SMP = 1)         SPI Mode (Master Mode)         SPI Slave Mode (CKE = 0)         SPI Slave Mode (CKE = 1)         Synchronous Reception (Master Mode, SREN)         Synchronous Transmission         Synchronous Transmission (Through TXEN)         Timer0 and Timer1 External Clock         Timer1 Incrementing Edge         Two Speed Start-up         Type-A in 1/2 MUX, 1/2 Bias Drive         Type-A in 1/2 MUX, 1/2 Bias Drive         Type-A in 1/3 MUX, 1/2 Bias Drive         Type-A in 1/3 MUX, 1/2 Bias Drive	206 207 201 202 253 383 296 390 225 391 301 298 391 301 298 384 179 63 331 333 335 337
PWM Direction Change         PWM Direction Change at Near 100% Duty Cycle         PWM Output (Active-High)         PWM Output (Active-Low)         Repeat Start Condition         Reset Start-up Sequence         Reset Start-up Sequence         Send Break Character Sequence         SPI Master Mode (CKE = 1, SMP = 1)         SPI Mode (Master Mode)         SPI Slave Mode (CKE = 0)         SPI Slave Mode (CKE = 1)         Synchronous Reception (Master Mode, SREN)         Synchronous Transmission         Synchronous Transmission (Through TXEN)         Timer0 and Timer1 External Clock         Timer1 Incrementing Edge         Two Speed Start-up         Type-A in 1/2 MUX, 1/2 Bias Drive         Type-A in 1/2 MUX, 1/2 Bias Drive         Type-A in 1/3 MUX, 1/2 Bias Drive	206 207 201 202 253 383 296 390 225 391 301 298 384 179 63 331 333 335 337 339
PWM Direction Change         PWM Direction Change at Near 100% Duty Cycle         PWM Output (Active-High)         PWM Output (Active-Low)         Repeat Start Condition         Reset Start-up Sequence         Reset Start-up Sequence         Send Break Character Sequence         SPI Master Mode (CKE = 1, SMP = 1)         SPI Mode (Master Mode)         SPI Slave Mode (CKE = 0)         SPI Slave Mode (CKE = 1)         Synchronous Reception (Master Mode, SREN)         Synchronous Transmission         Synchronous Transmission (Through TXEN)         Timer0 and Timer1 External Clock         Timer1 Incrementing Edge         Two Speed Start-up         Type-A in 1/2 MUX, 1/2 Bias Drive         Type-A in 1/3 MUX, 1/2 Bias Drive         Type-A in 1/3 MUX, 1/2 Bias Drive         Type-A in 1/3 MUX, 1/3 Bias Drive         Type-A in 1/4 MUX, 1/3 Bias Drive         Type-A in 1/4 MUX, 1/3 Bias Drive         Type-A in 1/4 MUX, 1/3 Bias Drive	206 207 201 202 253 383 296 390 225 391 301 298 384 179 63 331 335 337 339 330
<ul> <li>PWM Direction Change</li> <li>PWM Direction Change at Near 100% Duty Cycle</li> <li>PWM Output (Active-High)</li> <li>PWM Output (Active-Low)</li></ul>	206 207 201 202 253 383 296 390 225 391 301 298 298 384 1.79 63 331 333 335 337 339 330 332
PWM Direction Change         PWM Direction Change at Near 100% Duty Cycle         PWM Output (Active-High)         PWM Output (Active-Low)         Repeat Start Condition         Reset Start-up Sequence         Reset Start-up Sequence         Send Break Character Sequence         SPI Master Mode (CKE = 1, SMP = 1)         SPI Mode (Master Mode)         SPI Slave Mode (CKE = 0)         SPI Slave Mode (CKE = 1)         Synchronous Reception (Master Mode, SREN)         Synchronous Transmission         Synchronous Transmission (Through TXEN)         Timer0 and Timer1 External Clock         Timer1 Incrementing Edge         Two Speed Start-up         Type-A in 1/2 MUX, 1/2 Bias Drive         Type-A in 1/3 MUX, 1/2 Bias Drive         Type-A in 1/3 MUX, 1/2 Bias Drive         Type-A in 1/3 MUX, 1/3 Bias Drive         Type-A in 1/4 MUX, 1/3 Bias Drive         Type-A in 1/4 MUX, 1/3 Bias Drive         Type-A in 1/4 MUX, 1/3 Bias Drive	206 207 201 202 253 383 296 390 225 391 301 298 298 384 1.79 63 331 333 335 337 339 330 332 334
<ul> <li>PWM Direction Change</li></ul>	206 207 201 202 253 383 296 390 225 391 301 298 384 179 331 333 335 337 339 330 332 334 336
<ul> <li>PWM Direction Change</li></ul>	206 207 201 202 253 383 296 390 225 391 301 298 384 179 331 333 335 337 339 330 332 334 336 338
<ul> <li>PWM Direction Change</li></ul>	206 207 201 202 253 383 296 390 225 391 301 298 298 384 179 331 335 337 339 332 337 339 330 332 334 338 338 338 338
<ul> <li>PWM Direction Change</li></ul>	206 207 201 202 253 383 296 390 225 391 301 298 298 384 179 331 335 337 339 335 337 339 332 334 338 332 334 338

Timing Diagrams and Specifications	
PLL Clock	381
Timing Parameter Symbology	379
Timing Requirements	
I <sup>2</sup> C Bus Data	394
I2C Bus Start/Stop Bits	393
SPI Mode	392
TMR0 Register	. 25
TMR1H Register	. 25
TMR1L Register	
TMR2 Register	, 33
TRIS	
TRISA Register	116
TRISB	119
TRISB Register	121
TRISC	124
TRISC Register	125
TRISE	127
TRISE Register	127
Two-Speed Clock Start-up Mode	. 62
TXCON (Timer2/4/6) Register	189
TXREG	277
TXREG Register	
TXSTA Register	285
BRGH Bit	288

## U

#### ۷

VREF. SEE ADC Reference Voltage

## w

Wake-up on Break	
Wake-up Using Interrupts	
Watchdog Timer (WDT)	72
Associated Registers	
Configuration Word w/ Watchdog Tir	ner98
Modes	
Specifications	
WCOL	251, 254, 256, 258
WCOL Status Flag	251, 254, 256, 258
WDTCON Register	
WPUB Register	
Write Protection	
WWW Address	
WWW, On-Line Support	

NOTES:

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

### **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

### **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent			
Fron	n: Name				
	Company				
	Address				
	City / State / ZIP / Country				
	Telephone: ()	FAX: ()			
App	ication (optional):				
Wou	ld you like a reply?YN				
Devi	ce: PIC16(L)F1933	Literature Number: DS41575C			
Que	stions:				
1.	What are the best features of this document?				
2.	2. How does this document meet your hardware and software development needs?				
3.	Do you find the organization of this document easy to follow? If not, why?				
-					
4.	What additions to the document do you think would enha	nce the structure and subject?			
5.	What deletions from the document could be made withou	t affecting the overall usefulness?			
6.	s there any incorrect or misleading information (what and	d where)?			
•					
7.	How would you improve this document?				
•					

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. Device	T T T		Examples: a) PIC16LF1933 - I/P = Industrial temp., Plastic DIP package b) PIC16F1933 - E/ML = Extended temp., QFN package
Device:	PIC16F1933, PIC16LF1933		
Tape and Reel Option:	Blank = Standard packaging (tube or tray) T = Tape and Reel <sup>(1)</sup>		
Temperature Range:	$I = -40^{\circ}C \text{ to } +85^{\circ}C$ $E = -40^{\circ}C \text{ to } +125^{\circ}C$		
Package: <sup>(2)</sup> Pattern:	ML = Micro Lead Frame (QFN) MV = Micro Lead Frame (UQFN) SO = SOIC SP = Skinny Plastic DIP SS = SSOP 3-Digit Pattern Code for QTP (blank otherwise)	N	Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and i not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
			<ol> <li>Small-form factor packaging options may be available. Please check http://www.microchip.com/packaging for small-form factor package availability, or contact your local Sales Office.</li> </ol>

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2011-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620765746

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



## **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

**Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187

Fax: 86-571-2819-3189 China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Osaka** Tel: 81-66-152-7160 Fax: 81-66-152-9310

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820