

# MITSUBISHI LSTTLs M74LS109AP

## DUAL J-K POSITIVE EDGE-TRIGGERED FLIP FLOP WITH SET AND RESET

### DESCRIPTION

The M74LS109AP is a semiconductor integrated circuit containing 2 J-K positive edge-triggered flip-flop circuits with discrete terminals for clock input T, inputs J and  $\bar{K}$ , and direct set and reset inputs  $\bar{S}_D$  and  $\bar{R}_D$ .

### FEATURES

- Positive edge-triggering
- Each flip-flop can be used independently
- Direct set and reset inputs
- J and  $\bar{K}$  inputs
- Q and  $\bar{Q}$  outputs
- Wide operating temperature range ( $T_a = -20 \sim +75^\circ\text{C}$ )

### APPLICATION

General purpose, for use in industrial and consumer equipment.


### FUNCTIONAL DESCRIPTION

When T changes from low to high, the J and  $\bar{K}$  signals immediately before the change emerge in outputs Q and  $\bar{Q}$  in accordance with the function table. By using  $\bar{S}_D$  and  $\bar{R}_D$ , this IC can be made into a direct R-S flip-flop. When both  $\bar{S}_D$  and  $\bar{R}_D$  are low,  $Q = \bar{Q} = \text{high}$ . However, when both of them change to high at the same time, the status of Q and  $\bar{Q}$  cannot be anticipated. For use as a J-K flip-flop,  $\bar{S}_D$  and  $\bar{R}_D$  must be kept in high. By connecting J and  $\bar{K}$ , this IC can be used as a D-type flip-flop.

### FUNCTION TABLE (Note 1)


$\bar{S}_D$	$\bar{R}_D$	T	J	$\bar{K}$	Q	$\bar{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	L	X	X	$Q^0$	$\bar{Q}^0$
H	H	$\uparrow$	L	L	L	H
H	H	$\uparrow$	H	L	Toggle	
H	H	$\uparrow$	L	H	$Q^0$	$\bar{Q}^0$
H	H	$\uparrow$	H	H	H	L

### PIN CONFIGURATION (TOP VIEW)



Outline 16P4

### LOGIC DIAGRAM (EACH FLIP-FLOP)



Note 1  $\uparrow$  : Transition from low to high-level (positive edge trigger)

$Q^0$  : Level of Q before the indicated steady-state input conditions were established.

$\bar{Q}^0$  : Level of  $\bar{Q}$  before the indicated steady-state input conditions were established.

Toggle : complement of previous state with 1 transition of output

X : Irrelevant

\* :  $Q = \bar{Q} = \text{high}$  when  $\bar{S}_D = \bar{R}_D = \text{low}$  and so when both  $\bar{S}_D$  and  $\bar{R}_D$  are set high, the status of Q and  $\bar{Q}$  cannot be anticipated.

### ABSOLUTE MAXIMUM RATINGS ( $T_a = -20 \sim +75^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
$V_{CC}$	Supply voltage		$-0.5 \sim +7$	V
$V_I$	Input voltage		$-0.5 \sim +5.5$	V
$V_O$	Output voltage	High-level state	$-0.5 \sim V_{CC}$	V
$T_{opr}$	Operating free-air ambient temperature range		$-20 \sim +75$	$^\circ\text{C}$
$T_{stg}$	Storage temperature range		$-65 \sim +150$	$^\circ\text{C}$

## DUAL J-K POSITIVE EDGE-TRIGGERED FLIP FLOP WITH SET AND RESET

### RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub> = -20 ~ +75°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	4.75	5	5.25	V
I <sub>OH</sub>	High-level output current	V <sub>OH</sub> ≥ 2.7V	0	-400	μA
I <sub>OL</sub>	Low-level output current	V <sub>OL</sub> ≤ 0.4V	0	4	mA
		V <sub>OL</sub> ≤ 0.5V	0	8	mA

### ELECTRICAL CHARACTERISTICS (T<sub>a</sub> = -20 ~ +75°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ *	Max	
V <sub>IH</sub>	High-level input voltage		2			V
V <sub>IL</sub>	Low-level input voltage				0.8	V
V <sub>IC</sub>	Input clamp voltage	V <sub>CC</sub> = 4.75V, I <sub>IC</sub> = -18mA			-1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = 4.75V, V <sub>I</sub> = 0.8V V <sub>I</sub> = 2V, I <sub>OH</sub> = -400μA	2.7	3.4		V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = 4.75V, I <sub>OL</sub> = 4mA		0.25	0.4	V
		V <sub>I</sub> = 0.8V, V <sub>I</sub> = 2V, I <sub>OL</sub> = 8mA		0.35	0.5	V
I <sub>IH</sub>	High-level input current	J, K, T S <sub>D</sub> , R <sub>D</sub>			20	μA
					40	
		J, K, T S <sub>D</sub> , R <sub>D</sub>			0.1	mA
					0.2	
I <sub>IL</sub>	Low-level input current	J, K, T S <sub>D</sub> , R <sub>D</sub>			-0.4	mA
					-0.8	
I <sub>OS</sub>	Short-circuit output current (Note 2)	V <sub>CC</sub> = 5.25V, V <sub>O</sub> = 0V	-20		-100	mA
I <sub>CC</sub>	Supply current	V <sub>CC</sub> = 5.25V, (Note 3)		4	8	mA

\* : All typical values are at V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C


Note 2: All measurements should be done quickly and not more than one output should be shorted at a time.

Note 3: The supply current should be measured with Q and  $\bar{Q}$  alternately set high and with T set low during actual measurement.

### SWITCHING CHARACTERISTICS (V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f <sub>max</sub>	Maximum clock frequency		25	45		MHz
t <sub>PLH</sub>	Low-to-high-level, high-to-low-level output propagation time, from T to Q, $\bar{Q}$	C <sub>L</sub> = 15pF (Note 4)		10	25	ns
t <sub>PHL</sub>	High-to-low-level, high-to-low-level output propagation time, from T to Q, $\bar{Q}$			12	40	ns
t <sub>PLH</sub>	Low-to-high-level, high-to-low-level output propagation time, from S <sub>D</sub> , R <sub>D</sub> to Q, $\bar{Q}$			11	25	ns
t <sub>PHL</sub>	High-to-low-level, high-to-low-level output propagation time, from S <sub>D</sub> , R <sub>D</sub> to Q, $\bar{Q}$			10	40	ns

Note 3: Measurement circuit



(1) The pulse generator (PG) has the following characteristics:

PRR = 1MHz, t<sub>r</sub> = 6ns, t<sub>f</sub> = 6ns, t<sub>w</sub> = 500ns,

V<sub>P</sub> = 3V<sub>PP</sub>, Z<sub>0</sub> = 50Ω.


(2) C<sub>L</sub> includes probe and jig capacitance.

DUAL J-K POSITIVE EDGE-TRIGGERED FLIP FLOP WITH SET AND RESET

TIMING REQUIREMENTS (V<sub>CC</sub> = 5 V, T<sub>a</sub> = 25 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>w</sub> (T <sub>H</sub> )	Clock input T high pulse width		25	11		ns
t <sub>w</sub> (S <sub>D</sub> , R <sub>D</sub> )	Direct set, reset pulse width		25	4		ns
t <sub>su</sub> (H)	Setup time high to T		20	19		ns
t <sub>su</sub> (L)	Setup time low to T		20	7		ns
t <sub>h</sub> (H)	Hold time high to T		5	—2		ns
t <sub>h</sub> (L)	Hold time low to T		5	—16		ns


TIMING DIAGRAM (Reference level = 1.3V)



Note 4: The shaded areas indicate when the input is permitted to change for predictable output performance.

APPLICATION EXAMPLE


Typical circuit for converting asynchronous signal into synchronous signal and rise/fall differential circuit



Note 5: The waveforms indicated by the dotted lines apply when reading with the next clock without observing the set-up time to T.


TYPE 14P4 14-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 16P4 16-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 20P4 20-PIN MOLDED PLASTIC DIL

Dimension in mm

