




DECADE COUNTER/DIVIDER WITH DECODED 7-SEGMENT DISPLAY OUTPUT AND RIPPLE BLANKING

- COUNTER AND 7-SEGMENT DECODING IN ONE PACKAGE
- EASILY INTERFACED WITH 7-SEGMENT DISPLAY TYPES
- FULLY STATIC COUNTER OPERATION : DC TO 6MHz (Typ.) AT V_{DD} = 10V
- IDEAL FOR LOW POWER DISPLAYS
- RIPPLE BLANKING AND LAMP TEST
- QUIESCENT CURRENT SPECIF. UP TO 20V
- STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS
- INPUT LEAKAGE CURRENT I_I = 100nA (MAX) AT V_{DD} = 18V T_A = 25°C
- 100% TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC JESD13B " STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES"



The HCF4033B is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in DIP and SOP packages. The HCF4033B consists of a 5-stages Johnson decade counter and an output decoder which converts the Johnson code to a 7 segment decoded output for driving one stage in a numerical display. This device is particularly advantageous in display applications where low power dissipation and/or low package count are




ORDER CODES

| PACKAGE | TUBE | T&R |
|---------|------------|---------------|
| DIP | HCF4033BEY | |
| SOP | HCF4033BM1 | HCF4033M013TR |

important. This device has CLOCK, RESET, CLOCK INHIBIT, RIPPLE BLANKING, LAMP TEST input, CARRY OUT, RIPPLE BLANKING and 7 DECODED outputs (a to g).

A high RESET signal clears the decade counter to its zero count. The counter is advanced one count at the positive clock signal transition if the CLOCK INHIBIT signal is low. Counter advancement via the clock line is inhibited when the CLOCK INHIBIT signal is high. Antilock gating is provided on the JOHNSON counter, thus assuring proper counting sequence. The CARRY-OUT (C_{OUT}) signal completes one cycle every ten CLOCK INPUT cycles and is used to clock the succeeding decade directly in a multi-decade counting chain.


PIN CONNECTION



September 2001 1/11

The seven decoded outputs (a, b, c, d, e, f, g) illuminate the proper segments in a seven segment display device used for representing the decimal numbers 0 to 9. The 7-segment outputs go high on selection. This device has provisions for automating blanking of the non-significant zeros in a multi digit decimal number which results in a easily readable display consistent with normal writing practice. For example, the number 0050.07000 in an eight digit display would be displayed as 50.07. Zero suppression on the integer side is obtained by connecting the RBI terminal of the HCF4033B associated with the most significant digit in the display to a low level voltage and connecting the RBO terminal of that stage to the RBI terminal of the HCF4033B in the next lower significant position in the display. This procedure is continued for each succeeding HCF4033B on the integer side of the display. On the fraction side of the display the RBI of the

INPUT EQUIVALENT CIRCUIT




HCF4033B associated with the least significant bit is connected to a low level voltage and the RBO of that HCF4033B is connected to the RBI terminal of the HCF4033B in the next more significant bit position. Again, this procedure is continued for all HCF4033B's on the fraction side of the display. In a purely fractional number the zero immediately preceding the decimal point can be displayed by connecting the RBI of that stage to a high level voltage (instead of to the RBO of the next more significant stage). For example : optional zero \rightarrow 0.7346. Likewise, the zero in a number such as 763.0 can be displayed by connecting the RBI of the HCF4033B associated with it to a high level voltage. Ripple blanking of non-significant zeros provides an appreciable savings in display power. The HCF4033B has a LAMP TEST input which, when connected to a high level voltage, overrides normal decoder operation and enables a check to be made on possible display malfunctions by putting the seven outputs in the high state.


PIN DESCRIPTION

| PIN No | SYMBOL | NAME AND FUNCTION |
|----------------------------|---------------------------|---------------------------------|
| 1 | CLOCK | Clock Input |
| 10, 12, 13, 9, 11, 6, 7 | a to g | 7 - Segments Decoded Outputs |
| 2 | CLOCK INHIBIT | Clock Inhibit Input |
| 15 | RESET | Reset Input |
| 3 | RIPPLE BLANKING IN | Ripple Blanking Input |
| 5 | CARRY OUT | Carry Out Output |
| 4 | RIPPLE BLANKING OUT | Ripple Blanking Output |
| 14 | LAMP TEST | Lamp Test Input |
| 8 | V_{SS} | Negative Supply Voltage |
| 16 | V_{DD} | Positive Supply Voltage |


FUNCTIONAL DIAGRAM



LOGIC DIAGRAM



TIMING CHART



ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|------------------|---|-------------------------------|------|
| V_{DD} | Supply Voltage | -0.5 to +22 | V |
| V _I | DC Input Voltage | -0.5 to V _{DD} + 0.5 | V |
| I _I | DC Input Current | ± 10 | mA |
| P _D | Power Dissipation per Package | 200 | mW |
| | Power Dissipation per Output Transistor | 100 | mW |
| T _{op} | Operating Temperature | -55 to +125 | °C |
| T _{stg} | Storage Temperature | -65 to +150 | °C |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

All voltage values are referred to V_{SS} pin voltage.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Value | Unit |
|-----------------|-----------------------|----------------------|------|
| V_{DD} | Supply Voltage | 3 to 20 | V |
| V _I | Input Voltage | 0 to V _{DD} | V |
| T _{op} | Operating Temperature | -55 to 125 | °C |

DC SPECIFICATIONS

| | | Test Conditions | | | Value | | | | | | | | |
|-----------------|--------------------------|-----------------|----------|-------------|-----------------|-------|-------------------|------|--------|------|--------|-------|--------|
| Symbol | Parameter | Vı | ٧o | Io | V _{DD} | Т | A = 25° | С | -40 to | 85°C | -55 to | 125°C | Unit |
| | | (V) | (V) | (μA) | (V) | Min. | Тур. | Max. | Min. | Max. | Min. | Max. | |
| IL | Quiescent Current | 0/5 | | | 5 | | 0.04 | 5 | | 150 | | 150 | |
| | | 0/10 | | | 10 | | 0.04 | 10 | | 300 | | 300 | μΑ |
| | | 0/15 | | | 15 | | 0.04 | 20 | | 600 | | 600 | μΛ |
| | | 0/20 | | | 20 | | 0.08 | 100 | | 3000 | | 3000 | |
| V _{OH} | High Level Output | 0/5 | | <1 | 5 | 4.95 | | | 4.95 | | 4.95 | | |
| | Voltage | 0/10 | | <1 | 10 | 9.95 | | | 9.95 | | 9.95 | | V |
| | | 0/15 | | <1 | 15 | 14.95 | | | 14.95 | | 14.95 | | |
| V_{OL} | Low Level Output | 5/0 | | <1 | 5 | | 0.05 | | | 0.05 | | 0.05 | |
| | Voltage | 10/0 | | <1 | 10 | | 0.05 | | | 0.05 | | 0.05 | V |
| | | 15/0 | | <1 | 15 | | 0.05 | | | 0.05 | | 0.05 | |
| V _{IH} | High Level Input | | 0.5/4.5 | <1 | 5 | 3.5 | | | 3.5 | | 3.5 | | |
| | Voltage | | 1/9 | <1 | 10 | 7 | | | 7 | | 7 | | V |
| | | | 1.5/18.5 | <1 | 15 | 11 | | | 11 | | 11 | | |
| V_{IL} | Low Level Input | | 0.5/4.5 | <1 | 5 | | | 1.5 | | 1.5 | | 1.5 | |
| | Voltage | | 9/1 | <1 | 10 | | | 3 | | 3 | | 3 | V |
| | | | 1.5/18.5 | <1 | 15 | | | 4 | | 4 | | 4 | |
| I _{OH} | Output Drive | 0/5 | 2.5 | | 5 | -1.36 | -3.2 | | -1.1 | | -1.1 | | |
| | Current | 0/5 | 4.6 | | 5 | -0.44 | -1 | | -0.36 | | -0.36 | | mΑ |
| | | 0/10 | 9.5 | | 10 | -1.1 | -2.6 | | -0.9 | | -0.9 | | 1117 \ |
| | | 0/15 | 13.5 | | 15 | -3.0 | -6.8 | | -2.4 | | -2.4 | | |
| l _{OL} | Output Sink | 0/5 | 0.4 | | 5 | 0.44 | 1 | | 0.36 | | 0.36 | | |
| | Current | 0/10 | 0.5 | | 10 | 1.1 | 2.6 | | 0.9 | | 0.9 | | mA |
| | | 0/15 | 1.5 | | 15 | 3.0 | 6.8 | | 2.4 | | 2.4 | | |
| lı | Input Leakage Current | 0/18 | any in | out | 18 | | ±10 ⁻⁵ | ±0.1 | | ±1 | | ±1 | μΑ |
| Cl | Input Capacitance | | any in | out | | | 5 | 7.5 | | | | | pF |

The Noise Margin for both "1" and "0" level is: 1V min. with V_{DD} =5V, 2V min. with V_{DD} =10V, 2.5V min. with V_{DD} =15V


$\textbf{DYNAMIC ELECTRICAL CHARACTERISTICS} \ (T_{amb} = 25 ^{\circ}\text{C}, \ \ C_{L} = 50 \text{pF}, \ R_{L} = 200 \text{K}\Omega, \ \ t_{f} = t_{f} = 20 \ \text{ns})$

| Cumbal | _ | Test Condition | | | Value (*) | | |
|-----------------------------------|--------------------------|---------------------|--|------|-----------|------|-----|
| Symbol | Parameter | V _{DD} (V) | | Min. | Тур. | Max. | |
| CLOCKE | OPERATION | | | l l | | | |
| t _{PLH} t _{PHL} | Propagation Delay Time | 5 | | | 250 | 500 | |
| | (Carry Out Line) | 10 | | | 100 | 200 | ns |
| | | 15 | | | 75 | 150 | |
| t _{PLH} t _{PHL} | Propagation Delay Time | 5 | | | 350 | 700 | |
| | (Decoded Out Lines) | 10 | | | 125 | 250 | ns |
| | | 15 | | | 90 | 180 | |
| t _{THL} t _{TLH} | Transition Time | 5 | | | 100 | 200 | |
| | (Carry Out Line) | 10 | | | 50 | 100 | ns |
| | | 15 | | | 25 | 50 | |
| f _{CL} ⁽¹⁾ | Maximum Clock Input | 5 | | 2.5 | 5 | | |
| - | Frequency | 10 | | 5.5 | 11 | | MHz |
| | | 15 | | 8 | 16 | | |
| t_{WC} | Clock Pulse Width | 5 | | | 110 | 260 | |
| | | 10 | | | 50 | 100 | ns |
| | | 15 | | | 40 | 80 | |
| t _r , t _f | Clock Input Rise or Fall | 5 | | | | | |
| | Time | 10 | | ι | Unlimited | | |
| | | 15 | | | | | |
| RESET O | PERATION | | | | | | |
| $t_{PLH} t_{PHL}$ | Propagation Delay Time | 5 | | | 275 | 550 | |
| | (Carry Out Line) | 10 | | | 120 | 240 | ns |
| | | 15 | | | 80 | 160 | |
| $t_{PLH} t_{PHL}$ | Propagation Delay Time | 5 | | | 300 | 600 | |
| | (Decoded Out Lines) | 10 | | | 125 | 250 | ns |
| | | 15 | | | 90 | 180 | |
| t_{WR} | Reset Pulse Widht | 5 | | | 100 | 120 | |
| | | 10 | | | 50 | 100 | ns |
| | | 15 | | | 25 | 50 | |
| t_{rem} | Reset Removal Time | 5 | | | 0 | 30 | |
| | | 10 | | | 0 | 15 | ns |
| | | 15 | | | 0 | 10 | |


^(*) Typical temperature coefficient for all V_{DD} value is 0.3 %/°C. (1) Measured with respect to carry output line.

TYPICAL APPLICATIONS


Interfacing with Filament Fluorescent Display




Interfacing with LED Displays (display common anode)




Interfacing with NIXIE Tube




Detail of Typical Flip-flop Stage



Interfacing with LED Displays (display common cathode)




TEST CIRCUIT



 C_L = 50pF or equivalent (includes jig and probe capacitance) R_L = 200K Ω R_T = Z_{OUT} of pulse generator (typically 50 Ω)


Plastic DIP-16 (0.25) MECHANICAL DATA

| DIM | | mm. | | inch | | | | |
|------|------|-------|------|-------|-------|-------|--|--|
| DIM. | MIN. | TYP | MAX. | MIN. | TYP. | MAX. | | |
| a1 | 0.51 | | | 0.020 | | | | |
| В | 0.77 | | 1.65 | 0.030 | | 0.065 | | |
| b | | 0.5 | | | 0.020 | | | |
| b1 | | 0.25 | | | 0.010 | | | |
| D | | | 20 | | | 0.787 | | |
| Е | | 8.5 | | | 0.335 | | | |
| е | | 2.54 | | | 0.100 | | | |
| e3 | | 17.78 | | | 0.700 | | | |
| F | | | 7.1 | | | 0.280 | | |
| 1 | | | 5.1 | | | 0.201 | | |
| L | | 3.3 | | | 0.130 | | | |
| Z | | | 1.27 | | | 0.050 | | |



SO-16 MECHANICAL DATA

| DIM | | mm. | | inch | | | | |
|------|------|------|------|--------|-------|-------|--|--|
| DIM. | MIN. | TYP | MAX. | MIN. | TYP. | MAX. | | |
| Α | | | 1.75 | | | 0.068 | | |
| a1 | 0.1 | | 0.2 | 0.003 | | 0.007 | | |
| a2 | | | 1.65 | | | 0.064 | | |
| b | 0.35 | | 0.46 | 0.013 | | 0.018 | | |
| b1 | 0.19 | | 0.25 | 0.007 | | 0.010 | | |
| С | | 0.5 | | | 0.019 | | | |
| c1 | | | 45° | (typ.) | • | • | | |
| D | 9.8 | | 10 | 0.385 | | 0.393 | | |
| Е | 5.8 | | 6.2 | 0.228 | | 0.244 | | |
| е | | 1.27 | | | 0.050 | | | |
| e3 | | 8.89 | | | 0.350 | | | |
| F | 3.8 | | 4.0 | 0.149 | | 0.157 | | |
| G | 4.6 | | 5.3 | 0.181 | | 0.208 | | |
| L | 0.5 | | 1.27 | 0.019 | | 0.050 | | |
| М | | | 0.62 | | | 0.024 | | |
| S | | - | 8° (| max.) | | 4 | | |



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2001 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom © http://www.st.com

