EXAS NSTRUMENTS

Data sheet acquired from Harris Semiconductor SCHS029C – Revised October 2003

CMOS Quad **AND/OR Select Gate**

High-Voltage Types (20-Volt Rating)

CD4019B types consist of four AND/OR select gate configurations, each consisting of two 2-input AND gates driving a single 2-input OR gate. Selection is accomplished by control bits Ka and Kb. In addition to selection of either channel A or channel B information, the control bits can be applied simultaneously to accomplish the logical A + B function.

The CD4019B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

MAXIMUM RATINGS, Absolute-Maximum Values:

TRUTH TABLE

Âп

X 1

XXX 0 0

0 0 0

X = Don't Care

Kb Ka

> 0 1

1

1 0 0 X 0

0 1

0 1

0 0

1 1 0

1 1

1 1 1 0 1

1 1 1 1 1

Bn Dn

X

X 0

1 1

C

1

Features:

- Medium-speed operation
 - ... $t_{PHL} = t_{PLH} = 60 \text{ ns} (typ.) \text{ at } C_L = 50 \text{ pF}, V_{DD} = 10 \text{ V}$
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 138, "Standard Specifications for Description of 'B' Series CMOS Devices'
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) =

1 V at V_{DD} = 5 V 2 V at V_{DD} = 10 V

V_{DD} * IE

Vss - E

TO 3 MORE SIMILAR CIRCUITS

(B) P4


@_{D3}


-00 02

-10 pi

9208-35272

2.5 V at VDD = 15 V





Applications:

- AND-OR select gating
- Shift-right/shift-left registers
- True/complement selection
- AND/OR/Exclusive-OR selection

	DC SUPPLY-VOLTAGE RANGE, (VDD)
	Voltages referenced to V _{SS} Terminal) .
-0.5V to V _{DD} +0.5V	INPUT VOLTAGE RANGE, ALL INPUTS .
±10mA	DC INPUT CURRENT, ANY ONE INPUT .
°D):	POWER DISSIPATION PER PACKAGE (
	For $T_A = -55^{\circ}C$ to +100°C
	For T _A = +100°C to +125°C
ANSISTOR	DEVICE DISSIPATION PER OUTPUT TR
TURE RANGE (All Package Types) 100mW	FOR TA = FULL PACKAGE-TEMPERA
A)55°C to +125°C	OPERATING-TEMPERATURE RANGE (T
)65°C to +150°C	STORAGE TEMPERATURE RANGE (Tsic
RING):	LEAD TEMPERATURE (DURING SOLDE
'9mm) from case for 10s max	At distance $1/16 \pm 1/32$ inch (1.59 ± 0 .

TERMINAL DIAGRAM Tan Minu

	TOP VIEW	
B4	I 16 2 13 3 14 4 13 5 12 6 10	VDD A4 Kb D4*A4 Ka+B4 Kb 03*A3 Ka+B3 Kb D2*A2 Ka+B2 Kb
BI	7 IO 8 9	DI=A1Ka+B1Kb Ka
Vss	8 9	Ka
	·····	9205-24461

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V _{DD} (V)	Min.	Max.	Units
Supply-Voltage Plange (For T _A = Full Package				
Temperature Range)	-	3	18	V

Fig. 1-Logic diagram.

* A3 2-

*вз (3)-

*a2 🕘-

*B2 (5)~

*ai (6)-


* BI (7)

VDD

INPUTS PROTECTED BY CMOS PROTECTION NETWORK


STATIC ELECTRICAL CHARACTERISTICS


CHARAC-	CON	οιτιο	NS	LIMITS AT INDICATED TEMPERATURES (°C)							
TERISTIC	V _O (V)	V _{IN}	V _{DD}	-55	-40	+85	+125		+25		T
	(V)	<u> </u>						Min.	Тур.	Max.	S
Quiescent		0,5	5	1	1	30	30	_	0.02	1	
Device		0,10	10	2	2	60			0.02	2	μA
Current, I _{DD} Max.		0,15	15	4	4	120	120	_	0.02	4	
		0,20	20	20	20	60 0	600	··· ~	0.04	20	
Output Low (Sink) Current I _{OL} Min.	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	. [.]	1
	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	_	1
	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	1
Output High (Source) Current,	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	
	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	1
	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		1
OH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8		1
Output Voltage:	-	0,5	5		0	.05	_	0	0.05	Γ	
Low-Level,		0,10	10		0	.05			0.05	1	
VOL Max.		0,15	15		0	.05	-	0	0.05],	
Output Voltage:	_	0,5	5		4	.95	4.95	5	_	1	
High-Level,	-	0,10	10		9	.95		9.95	10	-	1
V _{OH} Min.	-	0,15	15		14	.95	14.95	15	_		
Input Low	0.5,4.5	_	5	-	1	.5		_	_	1.5	Γ
Voltage,	1,9	-	10			3		—	_	3	1
VIL Max.	1.5,13.5	-	15			4		-	-	4],
Input High Voltage, VIH Min.	0.5,4.5		5		3	3.5		3.5	_	_	ľ
	1,9	-	10			7		7	_	_	
	1.5,13.5	-	15			11		11	-		
Input Current ¹ IN Max.	_	0,18	18	±0.1	±0.1	±1	±1	_	±10 ⁻⁵	±0.1	μ/



3

COMMERCIAL CMOS HIGH VOLTAGE ICS










Fig. 7 — Propagation delay time as a function of load capacitance.








Fig. 6 — Typical transition time as a function of load capacitance.

LIMITS

Typ.

150

60

50

100

50

40

5

10

Max.

300

120

100

200

100

80

7.5

15

Min.

_

_

_

_

_

UNITS

ns

ns

рF

pF

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C, Input t_f, t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω

VDD

(V)

5

10

15

5

10

15

VDC

vss

TEST

CONDITIONS

All A and B

Inputs

K_a and K_b

Inputs




Fig. 8 – Typical dynamic power dissipation as a function of input frequency.

SHIFT

LEFT INPUT


(Kb) SHIFT

RIGHT SELECT

SHIFT RIGHT OUTPUT

9208-29687

'n



CHARACTERISTIC


Propagation Delay Time;

tPLH, tPHL

Transition Time;

ат. Ул THL TLH

Input Capacitance, CIN



VDO




Fig. 9 – Dynamic power dissipation test circuit.




Fig. 11 – Input voltage test circuit. Fig. 12 – Input current test circuit.






Fig. 13 - AND/OR select gating.

Fig. 14 - "Shift left/shift right" register.

TYPICAL APPLICATIONS (CONT'D)





Fig. 15 - AND/OR Exclusive-OR selector.

Fig. 16 - "True complement" selector.



Dimensions and pad layout for CD4019BH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CD4019BE	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4019BE	Samples
CD4019BEE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4019BE	Samples
CD4019BF	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD4019BF	Samples
CD4019BF3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD4019BF3A	Samples
CD4019BM	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4019BM	Samples
CD4019BM96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4019BM	Samples
CD4019BMT	ACTIVE	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4019BM	Samples
CD4019BNSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4019B	Samples
CD4019BPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM019B	Samples
JM38510/05352BEA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 05352BEA	Samples
M38510/05352BEA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 05352BEA	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4019B, CD4019B-MIL :

Catalog : CD4019B

• Military : CD4019B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4019BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4019BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4019BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4019BM96	SOIC	D	16	2500	340.5	336.1	32.0
CD4019BNSR	SO	NS	16	2000	356.0	356.0	35.0
CD4019BPWR	TSSOP	PW	16	2000	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

3-Jun-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
CD4019BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4019BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4019BEE4	N	PDIP	16	25	506	13.97	11230	4.32
CD4019BEE4	N	PDIP	16	25	506	13.97	11230	4.32
CD4019BM	D	SOIC	16	40	507	8	3940	4.32

NS0016A



PACKAGE OUTLINE

SOP - 2.00 mm max height

SOP



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



NS0016A

EXAMPLE BOARD LAYOUT

SOP - 2.00 mm max height

SOP



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



NS0016A

EXAMPLE STENCIL DESIGN

SOP - 2.00 mm max height

SOP



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW0016A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0016A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0016A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated