

Data sheet acquired from Harris Semiconductor SCHS020C – Revised October 2003

CMOS Hex Buffers/Converters

High-Voltage Types (20-Volt Rating)

Inverting Type: CD4009UB Non-Inverting Type: CD4010B

■ CD4009UB and CD4010B Hex Buffer/Converters may be used as CMOS to TTL or DTL logic-level converters or CMOS high-sink-current drivers.

The CD4049UB and CD4050B are preferred hex buffer replacements for the CD4009UB and CD4010B, respectively, in all applications except multiplexers. For applications not requiring high sink current or voltage conversion, the CD4069UB Hex Inverter is recommended.

The CD4009UB and CD4010B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shink small-outline packages (PW and PWR suffixes).


CD4009UB, CD4010B Types

Features:


- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- 5-V, 10-V, and 15-V parametric ratings


Applications:


- CMOS to DTL/TTL hex converter
- CMOS current "sink" or "source" driver
- CMOS high-to-low logic-level converter
- Multiplexer 1 to 6 or 6 to 1



TERMINAL ASSIGNMENTS










Fig. 3 — Minimum and maximum voltage transfer characteristics—CD4009UB.




Fig. 1 — Schematic diagram of CD4009UB— 1 of 6 identical stages.





Fig. 2 — Schematic diagram of CD40108— 1 of 6 identical stages.



CD4009UB, CD4010B Types

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHADAOTEDIOTIC	Li			
CHARACTERISTIC	MIN.	MAX.	UNITS	
Supply-Voltage Range (For TA = Full		1		
Package Temperature Range), VDD	3	18	V	
Vcc*	3	V _{DD}	1	
Input Voltage Range (V _I)	Vcc*	V _{DD}	V	

^{*}The CD4009UB and CD4010B have high-to-low level voltage conversion capability but not low-to-high level, therefore it is recommended that $V_{DD} > V_I > V_{CC}$.




Fig. 4 — Typical voltage transfer characteristics as function of temp.—CD4009UB.




Fig. 5 – Minimum and maximum voltage transfer characteristics (V_{DD}=5)-CD4010B.

STATIC ELECTRICAL CHARACTERISTICS

CHARAC- TERISTIC		NDITI							UNITS		
	Vo	VIN	V_{DD}	-55	-40	+85	+125		+25		
	(V)	(V)	(V)					Min.	Тур.	Max.	
Quiescent		0,5	5	_1	1	30	30		0.02	1	
Device		0,10	10	2	2	60	60	_	0.02	2	
Current, I _{DD}		0,15	15	4	4	120	120		0.02	4	μΑ
Max.	_	0,20	20	20	20	600	600		0.04	20	
Output Low	0.4	0,5	4.5	3.2	3.1	2.1	1.8	2.6	3.4		
(Sink)	0.4	0,5	5	3.75	3.6	2.4	2.1	3	4		
Current	0.5	0,10	10	10	9.6	6.4	5.6	8	10	_	
IOL Min.	1.5	0,15	15	30	40	19	16	24	36	-	mA
Output High	4.6	0,5	5	-0.25	-0.23	-0.18	-0.15	0.2	-0.4	_	1004
(Source)	2.5	0,5	5	-1	-0.9	-0.65	-0.58	-0.8	-1.6		
Current	9.5	0,10	10	-0.55	-0.5	-0.38	-0.33	-0.45	-0.9	_	
I _{OH} Min.	13.5	0,15	15	-1.65	-1.6	-1.25	-1.1	-1.5	-3	- 1	
Output Voltage:	_	0,5	5		0.	05		_	0	0.05	
Low-Level,	_	0,10	10		0.	05			0	0.05	
VOL Max.	-	0,15	15		0.	05		_	0	0.05	v
Output Voltage:		0,5	5		4.	95		4.95	5	_	V
High-Level,	_	0,10	10		9.	95		9.95	10		
V _{OH} Min.		0,15	15		14	.95		14.95	15		
Input Low	4.5	_]	5			1			_	1	
Voltage:	9	_	10			2			_	2	
V _{IL} Max. CD4009UB	13.5	_	15		2	.5		_	-	2.5	
Input Low Voltage:	0.5	_	5			1.5		_		1.5	
VII Max.	1		10			3			1	3	
CD4010B	1.5		15			4		-	-	4	
Input High	0.5	_	5		•	4		4	_	_	V
Voltage:	1 1		10			8		8		-	
V _{IH} Min. CD4009UB	1.5	-	15		1:	2.5		12.5		-	
Input High Voltage:	4.5	<u> </u>	5	3.5			3.5	_	_		
V _{IH} Min.	9	-	10	7				. 7	_		
CD4010B	13.5		15		11				-		
Input Current, I _[N] Max.		0,18	18	±0.1	±0.1	±1	±1	-	±10 ⁻⁵	±0.1	μΑ




Fig. 6 – Minimum and maximum voltage transfer characteristics (V_{DD} =10)—CD4010B.




Fig. 7 — Minimum and maximum voltage transfer characteristics (V_{DD}=15)—CD4010B.

CD4009UB, CD4010B Types

DYNAMIC ELECTRICAL CHARACTERISTICS at T_A =25°C; Input t_r , t_f =20 ns, C_L =50 pF, R_L =200 $K\Omega$

		IITS PKGS				
CHARACTERISTIC	V _{DD}	V _I (V)	Vcc (V)	TYP.	MAX.	UNIT
Propagation Delay Time: Low-to-High, tPLH	5	5	5	70	140	
cow-to-riight, tPEH	10	10	10	40	80	1
CD4009UB	10	10	5	35	70	ns
0010000	15	15	15	30	60	""
	15	15	5	30	60	-
	5	5	5	100	200	
	10	10	10	50	100	1
CD4010B	10	10	5	50	100	ns
0040100	15	15	15	35	70	113
	15	15	5	35	70	
High-to-Low, tPHL	5	5	5	30	60	
mgir to com, trail	10	10	10	20	40	
CD4009UB	10	10	5	15	30	ns
CD40090B	15	15	15	15	30	115
	15	15	5	10	20	
-	5	5	5	65	130	
	10	10	10	35	70	
CD4010B	10	10	5	30	70	
0040108	15	15	15	25	50	ns
	15	15	5	20	40	
Transition Time:			<u> </u>		70	
Low-to-High, tTLH	5	5	5	150	350	
	10	10	10	75	150	ns
	15	15	15	56	110	
High-to-Low, tTHL	5	5	5	35	70	
	10	10	10	20	40	ns
	15	15	15	15	30	
Input Capacitance, C _{IN} CD4009UB	-	_	-	15	22.5	
CD4010B	-	_	_	5	7.5	pF




Fig. 11 — Typical output high (source) current characteristics,




Fig. 12 — Minimum output high (source) current characteristics.




Fig. 8 — Typical voltage transfer characteristics as a function of temperature—CD4010B.




Fig. 9 — Typical output low (sink) current characteristics.




Fig. 10 — Minimum output low (sink) current characteristics.




Fig. 13 — Typical low-to-high propagation delay time vs. load capacitance (CD4009UB).




Fig. 14 — Typical high-to-low propagation delay time vs. load capacitance (CD4009UB).




Fig. 15 — Typical low-to-high propagation delay time vs. load capacitance (CD4010B).




Fig. 16 — Typical high-to-low propagation delay time vs. load capacitance (CD40108).




Fig. 17 — Typical low-to-high transition time vs. load capacitance.




Fig. 18 — Typical high-to-low transition time vs. load capacitance.




Fig. 19 — Typical dissipation characteristics.





Fig. 20 — Quiescent device current test circuit,

Fig. 21 — Noise immunity test circuit.



NOTE:

MEASURE INPUTS
SEQUENTIALLY,
TO BOTH YOD AND VSS
CONNECT ALL UNUSED
RIPUTS TO EITHER

VOO OR VSS:

Fig. 22 - Input current test circuit.

Dimensions in parentheses are in millimeters and are derived from the besic inch dimensions as indicated, Grid Graduations Are In Mils (10^{-3} Inch)

Photograph of chip for CD4009UB. Dimensions and pad layout for CD4010B are identical.

13-Jul-2022 www.ti.com

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD4009UBE	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4009UBE	Samples
CD4009UBEE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4009UBE	Samples
CD4009UBF3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD4009UBF3A	Samples
CD4009UBM	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4009UBM	Samples
CD4009UBMT	ACTIVE	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4009UBM	Samples
CD4009UBPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM009UB	Samples
CD4010BE	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4010BE	Samples
CD4010BF	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD4010BF	Samples
CD4010BF3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD4010BF3A	Samples
CD4010BM	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4010BM	Samples
CD4010BM96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4010BM	Samples
CD4010BMG4	ACTIVE	SOIC	D	16	40	TBD	Call TI	Call TI	-55 to 125		Samples
CD4010BNSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4010B	Samples
CD4010BPW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM010B	Samples
CD4010BPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM010B	Samples
CD4010BPWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM010B	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available. **OBSOLETE:** TI has discontinued the production of the device.



www.ti.com 13-Jul-2022

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4009UB, CD4009UB-MIL, CD4010B, CD4010B-MIL:

Catalog: CD4009UB, CD4010B

Automotive: CD4010B-Q1, CD4010B-Q1

Military: CD4009UB-MIL, CD4010B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE OPTION ADDENDUM

www.ti.com 13-Jul-2022

• Military - QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4009UBPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4010BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4010BNSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4010BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 9-Aug-2022



*All dimensions are nominal

	7 III GIITTOTTOTOTTO GITO TTOTTIITTGI							
	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	CD4009UBPWR	TSSOP	PW	16	2000	356.0	356.0	35.0
	CD4010BM96	SOIC	D	16	2500	340.5	336.1	32.0
ı	CD4010BNSR	SO	NS	16	2000	356.0	356.0	35.0
	CD4010BPWR	TSSOP	PW	16	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD4009UBE	N	PDIP	16	25	506	13.97	11230	4.32
CD4009UBE	N	PDIP	16	25	506	13.97	11230	4.32
CD4009UBEE4	N	PDIP	16	25	506	13.97	11230	4.32
CD4009UBEE4	N	PDIP	16	25	506	13.97	11230	4.32
CD4009UBM	D	SOIC	16	40	507	8	3940	4.32
CD4010BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4010BE	N	PDIP	16	25	506	13.97	11230	4.32
CD4010BM	D	SOIC	16	40	507	8	3940	4.32
CD4010BPW	PW	TSSOP	16	90	530	10.2	3600	3.5



SOP



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated