

N-Channel Enhancement-Mode Vertical DMOS FETs

Features

- ► Low threshold (2.0V max.)
- High input impedance
- Low input capacitance
- Fast switching speeds
- Low on-resistance
- ► Free from secondary breakdown
- Low input and output leakage

Applications

- Logic level interfaces ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drives
- Analog switches
- General purpose line drivers
- ▶ Telecom switches

General Description

This low threshold enhancement-mode (normally-off) transistor utilizes a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, this device is free from thermal runaway and thermally induced secondary breakdown.

Supertex's vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Ordering Information

		Package O	ptions		BV _{DSS} /BV _{DGS}	$R_{DS(ON)}$	$V_{GS(th)}$	I _{D(ON)}
Device	TO-252 (D-PAK)	8-Lead SOIC	TO-92	Die*	DSS'D DGS (V)	(max) (Ω)	(max) (V)	(min) (A)
TN2640	TN2640K4-G	TN2640LG-G	TN2640N3-G	TN2640ND	400	5.0	2.0	2.0

⁻G indicates package is RoHS compliant ('Green')

^{*} MIL visual screening available





Absolute Maximum Ratings

Parameter	Value
Drain-to-source voltage	BV _{DSS}
Drain-to-gate voltage	BV _{DGS}
Gate-to-source voltage	±20V
Operating and storage temperature	-55°C to +150°C
Soldering temperature*	+300°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Pin Configurations





^{*} Distance of 1.6mm from case for 10 seconds.

Product Marking



YY = Year Sealed
WW = Week Sealed
L = Lot Number
_____= "Green" Packaging

N2640• LLLL

YY = Year Sealed
WW = Week Sealed
L = Lot Number
____ = "Green" Packaging

Package may or may not include the following marks: Si or

TO-252 (D-PAK) (K4)

Package may or may not include the following marks: Si or 🎁

8-Lead SOIC (LG)

SiTN 2 6 4 0 YYWW

YY = Year Sealed WW = Week Sealed ____ = "Green" Packaging

Package may or may not include the following marks: Si or

TO-92 (N3)

Thermal Characteristics

Package	I _D (continuous) [†] (mA)	I _D (pulsed) (A)	Power Dissipation @T _A = 25°C (W)	θ _{jc} (°C/W)	θ _{ja} (°C/W)	_{DR} † (mA)	I _{DRM} (A)
TO-252 (D-PAK)	500	3.0	2.5 [‡]	6.25	50	500	3.0
8-Lead SOIC	260	2.0	1.3 [‡]	24	96 [‡]	260	2.0
TO-92	220	2.0	0.74	125	170	220	2.0

Notes:

- \dagger I_D (continuous) is limited by max rated T_r
- # Mounted on FR4 board, 25mm x 25mm x 1.57mm

Electrical Characteristics (T_A = 25°C unless otherwise specified)

Sym	Parameter	Min	Тур	Max	Units	Conditions
BV _{DSS}	Drain-to-source breakdown voltage	400	-	-	V	$V_{GS} = 0V, I_{D} = 1.0 \text{mA}$
V _{GS(th)}	Gate threshold voltage	0.8	-	2.0	V	$V_{GS} = V_{DS}$, $I_D = 2.0 \text{mA}$
$\Delta V_{GS(th)}$	Change in V _{GS(th)} with temperature	-	-2.5	-4.0	mV/°C	$V_{GS} = V_{DS}$, $I_D = 2.0$ mA
I _{GSS}	Gate body leakage	-		100	nA	$V_{GS} = \pm 20 V, V_{DS} = 0 V$
		-	-	10	μA	$V_{GS} = 0V$, $V_{DS} = Max rating$
I _{DSS}	Zero gate voltage drain current	-	-	1.0	mA	V_{DS} = 0.8 Max Rating, V_{GS} = 0V, T_{A} = 125°C
	On state drain surrent	1.5	3.5	-	A	$V_{GS} = 5.0V, V_{DS} = 25V$
I _{D(ON)}	On-state drain current	2.0	4.0	-		$V_{GS} = 10V, V_{DS} = 25V$
В	Static drain-to-source	-	3.2	5.0	Ω	$V_{GS} = 4.5V, I_{D} = 500mA$
R _{DS(ON)}	on-state resistance	-	3.0	5.0	1 12	$V_{GS} = 10V, I_{D} = 500 \text{mA}$
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with temperature	-	-	0.75	%/°C	$V_{GS} = 10V, I_{D} = 500 \text{mA}$
G _{FS}	Forward transconductance	200	330	-	mmho	$V_{DS} = 25V, I_{D} = 100mA$
C _{ISS}	Input capacitance	-	210	225		V _{GS} = 0V,
C _{oss}	Common source output capacitance	-	30	50	pF	$V_{DS} = 25V,$
C _{RSS}	Reverse transfer capacitance	-	8.0	15		f = 1.0MHz


Electrical Characteristics (*T_A* = 25°C unless otherwise specified)


Sym	Parameter	Min	Тур	Max	Units	Conditions			
t _{d(ON)}	Turn-on delay time	_	4.0	15					
t _r	Rise time	-	15	20	no	$V_{DD} = 25V,$ $I_{D} = 2.0A,$ $R_{GEN} = 25\Omega$			
t _{d(OFF)}	Turn-off delay time	-	20	25	ns	$I_D = 2.0A$, $R_{CEN} = 25\Omega$			
t _f	Fall time	-	22	27		OLIV			
V _{SD}	Diode forward voltage drop	-	-	0.9	V	V _{GS} = 0V, I _{SD} = 200mA			
t _{rr}	Reverse recovery time	-	300	-	ns	V _{GS} = 0V, I _{SD} = 1.0A			

Notes:


- 1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
- 2. All A.C. parameters sample tested.


N- Channel Switching Waveforms and Test Circuit








Typical Performance Curves



















Typical Performance Curves (cont.)















3-Lead TO-252 D-PAK Package Outline (K4)



Note:

1. Although 4 terminal locations are shown, only 3 are functional. Lead number 2 was removed.

Symb	ol	A	A1	b	b2	b3	c2	D	D1	E	E1	е	Н	L	L1	L2	L3	L4	L5	θ	θ1
Dimen-	MIN	.086	.000*	.025	.030	.195	.018	.235	.205	.250	.170		.370	.055			.035	.025*	.045	00	0 º
sion	NOM	-	-	-	-	-	-	.240	-	-	-	.090 BSC	-	.060	.108 REF	.020 BSC	-	-	-	-	-
(inches)	MAX	.094	.005	.035	.045	.215	.035	.245	.217*	.265	.182*		.410	.070			.050	.040	.060	10°	15º

JEDEC Registration TO-252, Variation AA, Issue E, June 2004.


Drawings not to scale.

Supertex Doc. #: DSPD-3TO252K4, Version E041309.

^{*} This dimension is not specified in the JEDEC drawing.

8-Lead SOIC (Narrow Body) Package Outline (LG)

4.90x3.90mm body, 1.75mm height (max), 1.27mm pitch



Note:

1. This chamfer feature is optional. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbo		Α	A1	A2	b	D	E	E1	е	h	L	L1	L2	θ	θ1
	MIN	1.35*	0.10	1.25	0.31	4.80*	5.80*	3.80*		0.25	0.40			0 o	5 °
Dimension (mm)	NOM	-	-	-	-	4.90	6.00	3.90	1.27 BSC	-	-	l	0.25 BSC	-	-
()	MAX	1.75	0.25	1.65*	0.51	5.00*	6.20*	4.00*		0.50	1.27			8 º	15°


JEDEC Registration MS-012, Variation AA, Issue E, Sept. 2005.


* This dimension is not specified in the JEDEC drawing.

Drawings are not to scale.

Supertex Doc. #: DSPD-8SOLGTG, Version 1041309.


3-Lead TO-92 Package Outline (N3)





Front View

Side View



Symbol		Α	b	С	D	E	E1	е	e1	L
	MIN	.170	.014 [†]	.014 [†]	.175	.125	.080	.095	.045	.500
Dimensions (inches)	NOM	-	-	-	-	-	-	-	-	-
(MAX	.210	.022 [†]	.022 [†]	.205	.165	.105	.105	.055	.610*

JEDEC Registration TO-92.

Drawings not to scale.

Supertex Doc.#: DSPD-3TO92N3, Version E041009.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." Supertex inc. does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the Supertex inc. website: http://www.supertex.com.

©2009 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.



^{*} This dimension is not specified in the JEDEC drawing.

[†] This dimension differs from the JEDEC drawing.