

BU826  
BU826A

## SILICON DARLINGTON POWER TRANSISTOR

Monolithic high voltage npn Darlington circuit with integrated speed-up diode in a plastic SOT93 envelope, intended for fast switching application.


## QUICK REFERENCE DATA

|   |             | <u>BU826</u> | <u>BU826A</u> |
|---|-------------|--------------|---------------|
| Collector-emitter voltage (peak value; $V_{BE} = 0$ )     | $V_{CESM}$  | max. 800     | 900 V         |
| Collector-emitter voltage (open base)                     | $V_{CEO}$   | max. 375     | 400 V         |
| Collector-emitter saturation voltage                      | $V_{CEsat}$ | max. 2,0     | V             |
| Collector current (DC)                                    | $I_C$       | max. 6       | A             |
| Collector current (peak value)                            | $I_{CM}$    | max. 8       | A             |
| Total power dissipation up to $T_{mb} = 25^\circ\text{C}$ | $P_{tot}$   | max. 125     | W             |
| Collector saturation current                              | $I_{Csat}$  | max. 2,5     | A             |
| Fall time   | $t_f$       | typ. 0,2     | $\mu\text{s}$ |


## MECHANICAL DATA

Fig. 1 SOT93.

Collector connected to mounting base.




Pinning:  
1 = base  
2 = collector  
3 = emitter



Dimensions in mm

7296696



R1 typ. 200  $\Omega$   
 R2 typ. 100  $\Omega$

Fig. 2 Circuit diagram.

## RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

|   |            | BU826                         | BU826A           |
|---|------------|-------------------------------|------------------|
| Collector-emitter voltage (peak value; $V_{BE} = 0$ )     | $V_{CESM}$ | max. 800                      | 900 V            |
| Collector-emitter voltage (open base)                     | $V_{CEO}$  | max. 375                      | 400 V            |
| Collector current (DC)                                    | $I_C$      | max. 6                        | A                |
| Collector current (peak value)                            | $I_{CM}$   | max. 8                        | A                |
| Saturation  | $I_{Csat}$ | max. 2,5                      | A                |
| Base current (DC)   | $I_B$      | max. 2                        | A                |
| Base current (peak value)                                 | $I_{BM}$   | max. 3                        | A                |
| Total power dissipation up to $T_{mb} = 25^\circ\text{C}$ | $P_{tot}$  | max. 125                      | W                |
| Storage temperature range                                 | $T_{stg}$  | -65 to + 150 $^\circ\text{C}$ |                  |
| Junction temperature*                                     | $T_j$      | max. 150                      | $^\circ\text{C}$ |

## THERMAL RESISTANCE\*

|                                |                     |   |     |     |
|--------------------------------|---------------------|---|-----|-----|
| From junction to mounting base | $R_{th\ j\cdot mb}$ | = | 1,0 | K/W |
|--------------------------------|---------------------|---|-----|-----|

\* Based on maximum average junction temperature in line with common industrial practice. The resulting higher junction temperature of the output transistor part is taken into account.

**CHARACTERISTICS** $T_j = 25^\circ\text{C}$  unless otherwise specified

Collector cut-off current\*

$V_{CE} = V_{CESM\max}; V_{BE} = 0$

 $I_{CES}$  max. 1 mA

$V_{CE} = V_{CESM\max}; V_{BE} = 0; T_j = 125^\circ\text{C}$

 $I_{CES}$  max. 2 mA

Emitter cut-off current

$I_C = 0; V_{EB} = 8\text{ V}$

 $I_{EBO}$  max. 150 mA

Collector-emitter sustaining voltage

$I_C = 100\text{ mA}; I_{Boff} = 0; L = 25\text{ mH}$



 $V_{CEO}sust$  min. 375 V

Saturation voltages

$I_C = 2,5\text{ A}; I_B = 55\text{ mA}$

 $V_{CEsat}$  max. 2,0 V

$I_C = 4\text{ A}; I_B = 200\text{ mA}$

 $V_{BEsat}$  max. 2,2 V $V_{CESat}$  max. 2,5 VFig. 3 Test circuit for  $V_{CEO}sust$ .Fig. 4 Oscilloscope display for  $V_{CEO}sust$ .

\* Measured with a half-sinewave voltage (curve tracer).

**CHARACTERISTICS (continued)**

Switching times (between 10% and 90% levels)

$I_{C\text{on}} = 2,5 \text{ A}$ ;  $V_{CC} = 250 \text{ V}$

$I_{B\text{on}} = 55 \text{ mA}$ ;  $-I_{B\text{off}} = 1 \text{ A}$

Turn-on time

$t_{on}$  max.  $1,3 \mu\text{s}$

Turn-off time: Storage time

$t_s$  max.  $2,0 \mu\text{s}$

Fall time

$t_f$  typ.  $0,2 \mu\text{s}$

Fall time;  $T_{mb} = 100^\circ\text{C}$

$t_f$  max.  $0,6 \mu\text{s}$




Fig. 5 Waveforms.





Fig. 6 Test circuit.  $T = 2 \text{ ms}$ ;  $t_p = 20 \mu\text{s}$ ;  $V_{IM} = 15 \text{ V}$ .



- I Region of permissible DC operation.
- II Permissible extension for repetitive pulse operation.
- III Area of permissible operation during turn-on in single-transistor converters, provided  $t_p < 1.3 \mu s$ .
- IV Repetitive pulse operation in this region is permissible, provided  $V_{BE} \leq 0$  and  $t_p \leq 2 \text{ ms}$ .
  - (1)  $P_{tot\ max}$  and  $P_{peak\ max}$  lines.
  - (2) Second-breakdown limits.

Fig. 7 Safe operating area at  $T_{amb} = 25^\circ\text{C}$ .




Fig. 8 Pulse power rating chart.




Fig. 9 DC current gain;  $V_{CE} = 5$  V;  
 $T_j = 25^\circ C$ .




Fig. 10  $V_{BEsat}$  curve;  $T_j = 25^\circ C$ ;  
typical values.